1304 search results - page 117 / 261 » Evaluating Hardware Compilation Techniques |
131
click to vote
ECRTS
2000
IEEE
15 years 9 months ago
2000
IEEE
We present a tool for the design and validation of embedded real-time applications. The tool integrates two approaches, the use of the synchronous programming language ESTEREL for...
142
click to vote
LCPC
1999
Springer
15 years 9 months ago
1999
Springer
One of the challenges present to a Java compiler is Java’s frequent use of runtime exceptions. These exceptions affect performance directly by requiring explicit checks, as wel...
130
click to vote
ISPASS
2007
IEEE
15 years 11 months ago
2007
IEEE
Architectures are usually compared by running the same workload on each architecture and comparing performance. When a single compiled binary of a program is executed on many diff...
137
click to vote
ASPDAC
2007
ACM
15 years 8 months ago
2007
ACM
Abstract-- Multiprocessor designs have become popular in embedded domains for achieving the power and performance requirements. In this paper, we present principles and techniques ...
162
click to vote
FDL
2003
IEEE
15 years 10 months ago
2003
IEEE
SystemC-Plus from the ODETTE project provides the ability to simulate and synthesise object-oriented specifications into hardware. The current ODETTE compiler translates each obj...