Sciweavers

1304 search results - page 234 / 261
» Evaluating Hardware Compilation Techniques
Sort
View
GLOBECOM
2007
IEEE
14 years 2 months ago
Minimizing Distribution Cost of Distributed Neural Networks in Wireless Sensor Networks
Abstract—This paper presents a novel study on how to distribute neural networks in a wireless sensor networks (WSNs) such that the energy consumption is minimized while improving...
Peng Guan, Xiaolin Li
ICC
2007
IEEE
186views Communications» more  ICC 2007»
14 years 2 months ago
A Spreading Code MAC Protocol for Multi-Hop Wireless Ad Hoc Networks
— We propose a spreading code medium access control (MAC) protocol with each node equipped with single transceiver for wireless ad hoc networks, based on the code division multip...
Hang Su, Xi Zhang
FPGA
2007
ACM
185views FPGA» more  FPGA 2007»
14 years 1 months ago
Power-aware FPGA logic synthesis using binary decision diagrams
Power consumption in field programmable gate arrays (FPGAs) has become an important issue as the FPGA market has grown to include mobile platforms. In this work we present a power...
Kevin Oo Tinmaung, David Howland, Russell Tessier
ACCV
2006
Springer
14 years 1 months ago
Boosted Algorithms for Visual Object Detection on Graphics Processing Units
Nowadays, the use of machine learning methods for visual object detection has become widespread. Those methods are robust. They require an important processing power and a high mem...
Hicham Ghorayeb, Bruno Steux, Claude Laurgeau
ASPDAC
2006
ACM
91views Hardware» more  ASPDAC 2006»
14 years 1 months ago
Fast substrate noise-aware floorplanning with preference directed graph for mixed-signal SOCs
— In this paper, we introduce a novel substrate noise estimation technique during early floorplanning, based on the concept of Block Preference Directed Graph (BPDG) and the cla...
Minsik Cho, Hongjoong Shin, David Z. Pan