Sciweavers

1304 search results - page 39 / 261
» Evaluating Hardware Compilation Techniques
Sort
View
PVLDB
2010
122views more  PVLDB 2010»
13 years 8 months ago
Avalanche-Safe LINQ Compilation
We report on a query compilation technique that enables the construction of alternative efficient query providers for Microsoft’s Language Integrated Query (LINQ) framework. LIN...
Torsten Grust, Jan Rittinger, Tom Schreiber
IPPS
2005
IEEE
14 years 3 months ago
A Compiler and Runtime Infrastructure for Automatic Program Distribution
This paper presents the design and the implementation of a compiler and runtime infrastructure for automatic program distribution. We are building a research infrastructure that e...
Roxana Diaconescu, Lei Wang, Zachary Mouri, Matt C...
CC
2003
Springer
126views System Software» more  CC 2003»
14 years 3 months ago
Offset Assignment Showdown: Evaluation of DSP Address Code Optimization Algorithms
Abstract. Offset assignment is a highly effective DSP address code optimization technique that has been implemented in a number of ANSI C compilers. In this paper we concentrate on...
Rainer Leupers
TVLSI
2002
130views more  TVLSI 2002»
13 years 9 months ago
Incremental compilation for parallel logic verification systems
Although simulation remains an important part of application-specific integrated circuit (ASIC) validation, hardware-assisted parallel verification is becoming a larger part of the...
R. Tessier, S. Jana
PLDI
2011
ACM
13 years 27 days ago
Caisson: a hardware description language for secure information flow
Information flow is an important security property that must be incorporated from the ground up, including at hardware design time, to provide a formal basis for a system’s roo...
Xun Li 0001, Mohit Tiwari, Jason Oberg, Vineeth Ka...