1304 search results - page 73 / 261 » Evaluating Hardware Compilation Techniques |
155
click to vote
VEE
2006
ACM
15 years 10 months ago
2006
ACM
During recent years, microprocessor energy consumption has been surging and efforts to reduce power and energy have received a lot of attention. At the same time, virtual executio...
142
click to vote
EGH
2005
Springer
15 years 10 months ago
2005
Springer
Complex shaders must be partitioned into multiple passes to execute on GPUs with limited hardware resources. Automatic partitioning gives rise to an NP-hard scheduling problem tha...
159
click to vote
VALUETOOLS
2006
ACM
15 years 10 months ago
2006
ACM
Cache locality optimization is an efficient way for reducing the idle time of modern processors in waiting for needed data. This kind of optimization can be achieved either on the...
154
click to vote
VEE
2010
ACM
15 years 11 months ago
2010
ACM
Intense research on virtual machines has highlighted the need for flexible software architectures that allow quick evaluation of new design and implementation techniques. The inte...
136
click to vote
MICRO
2005
IEEE
15 years 10 months ago
2005
IEEE
An emerging trend in processor design is the addition of short vector instructions to general-purpose and embedded ISAs. Frequently, these extensions are employed using traditiona...