Sciweavers

1304 search results - page 80 / 261
» Evaluating Hardware Compilation Techniques
Sort
View
ETS
2007
IEEE
81views Hardware» more  ETS 2007»
15 years 10 months ago
Parallel Scan-Like Testing and Fault Diagnosis Techniques for Digital Microfluidic Biochips
Dependability is an important attribute for microfluidic biochips that are used for safety-critical applications such as point-of-care health assessment, air-quality monitoring, a...
Tao Xu, Krishnendu Chakrabarty
DATE
2005
IEEE
149views Hardware» more  DATE 2005»
15 years 10 months ago
A Public-Key Watermarking Technique for IP Designs
— Sharing IP blocks in today’s competitive market poses significant high security risks. Creators and owners of IP designs want assurances that their content will not be illeg...
Amr T. Abdel-Hamid, Sofiène Tahar, El Mosta...
ICS
2005
Tsinghua U.
15 years 10 months ago
Disk layout optimization for reducing energy consumption
Excessive power consumption is becoming a major barrier to extracting the maximum performance from high-performance parallel systems. Therefore, techniques oriented towards reduci...
Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir
CGO
2003
IEEE
15 years 9 months ago
Adaptive Online Context-Sensitive Inlining
As current trends in software development move toward more complex object-oriented programming, inlining has become a vital optimization that provides substantial performance impr...
Kim M. Hazelwood, David Grove
ICPPW
2006
IEEE
15 years 10 months ago
Retargeting Image-Processing Algorithms to Varying Processor Grain Sizes
Embedded computing architectures can be designed to meet a variety of application specific requirements. However, optimized hardware can require compiler support to realize the po...
Sam Sander, Linda M. Wills