851 search results - page 126 / 171 » Evaluating Performance Attributes of Layered Software Archit... |
139
click to vote
CGO
2010
IEEE
15 years 8 months ago
2010
IEEE
In this paper we describe techniques for compiling finegrained SPMD-threaded programs, expressed in programming models such as OpenCL or CUDA, to multicore execution platforms. Pr...
128
click to vote
CASES
2008
ACM
15 years 6 months ago
2008
ACM
While soft processors are increasingly common in FPGAbased embedded systems, it remains a challenge to scale their performance. We propose extending soft processor instruction set...
163
click to vote
CODES
2004
IEEE
15 years 8 months ago
2004
IEEE
The high transistor density afforded by modern VLSI processes have enabled the design of embedded processors that use clustered execution units to deliver high levels of performan...
140
click to vote
VLSID
2008
IEEE
16 years 4 months ago
2008
IEEE
Power consumption, physical size, and architecture design of sensor node processors have been the focus of sensor network research in the architecture community. What lies at the ...
120
click to vote
COMPUTER
1998
15 years 4 months ago
1998
ion layer3,4 hides hardware particulars from the higher levels of software but can also compromise performance and compatibility; the higher levels of software often make unwitting...