Sciweavers

417 search results - page 23 / 84
» Evaluating kilo-instruction multiprocessors
Sort
View
ICS
1999
Tsinghua U.
13 years 11 months ago
Improving the performance of speculatively parallel applications on the Hydra CMP
Hydra is a chip multiprocessor (CMP) with integrated support for thread-level speculation. Thread-level speculation provides a way to parallelize sequential programs without the n...
Kunle Olukotun, Lance Hammond, Mark Willey
ISCA
1998
IEEE
125views Hardware» more  ISCA 1998»
13 years 11 months ago
Performance Characterization of a Quad Pentium Pro SMP using OLTP Workloads
Commercial applications are an important, yet often overlooked, workload with significantly different characteristics from technical workloads. The potential impact of these diffe...
Kimberly Keeton, David A. Patterson, Yong Qiang He...
ASPLOS
1991
ACM
13 years 11 months ago
NUMA Policies and Their Relation to Memory Architecture
Multiprocessor memory reference traces provide a wealth of information on the behavior of parallel programs. We have used this information to explore the relationship between kern...
William J. Bolosky, Michael L. Scott, Robert P. Fi...
CF
2005
ACM
13 years 9 months ago
Reducing misspeculation overhead for module-level speculative execution
Thread-level speculative execution is a technique that makes it possible for a wider range of single-threaded applications to make use of the processing resources in a chip multip...
Fredrik Warg, Per Stenström
SIGMETRICS
1999
ACM
13 years 11 months ago
Evaluating Synchronization on Shared Address Space Multiprocessors: Methodology and Performance
Sanjeev Kumar, Dongming Jiang, Rohit Chandra, Jasw...