Sciweavers

61 search results - page 7 / 13
» Evaluation of Accelerator Designs for Subgraph Isomorphism P...
Sort
View
ICIP
1998
IEEE
14 years 9 months ago
Accelerated Monotonic Algorithms for Transmission Tomography
We present a framework for designing fast and monotonic algorithms for transmission tomography penalizedlikelihood image reconstruction. The new algorithms are based on paraboloid...
Hakan Erdogan, Jeffrey A. Fessler
CODES
2004
IEEE
13 years 11 months ago
A loop accelerator for low power embedded VLIW processors
The high transistor density afforded by modern VLSI processes have enabled the design of embedded processors that use clustered execution units to deliver high levels of performan...
Binu K. Mathew, Al Davis
NAACL
2003
13 years 9 months ago
Evaluating the Evaluation: A Case Study Using the TREC 2002 Question Answering Track
Evaluating competing technologies on a common problem set is a powerful way to improve the state of the art and hasten technology transfer. Yet poorly designed evaluations can was...
Ellen M. Voorhees
TR
2010
159views Hardware» more  TR 2010»
13 years 2 months ago
Accelerated Degradation Tests Applied to Software Aging Experiments
Abstract--In the past ten years, the software aging phenomenon has been systematically researched, and recognized by both academic, and industry communities as an important obstacl...
Rivalino Matias, Pedro Alberto Barbetta, Kishor S....
IPPS
1999
IEEE
13 years 12 months ago
A Factorial Performance Evaluation for Hierarchical Memory Systems
In this study, we introduce an evaluation methodology for advanced memory systems. This methodology is based on statistical factorial analysis. It is two fold: it first determines...
Xian-He Sun, Dongmei He, Kirk W. Cameron, Yong Luo