Sciweavers

3893 search results - page 10 / 779
» Execution Architectures and Compilation
Sort
View
EUROMICRO
1998
IEEE
14 years 2 months ago
The Latency Hiding Effectiveness of Decoupled Access/Execute Processors
Several studies have demonstrated that out-of-order execution processors may not be the most adequate organization for wide issue processors due to the increasing penalties that w...
Joan-Manuel Parcerisa, Antonio González
FCCM
2002
IEEE
321views VLSI» more  FCCM 2002»
14 years 3 months ago
Queue Machines: Hardware Compilation in Hardware
Abstract - In this paper, we hypothesize that reconfigurable computing is not more widely used because of the logistical difficulties caused by the close coupling of applications a...
Herman Schmit, Benjamin A. Levine, Benjamin Ylvisa...
CASES
2006
ACM
14 years 4 months ago
Adapting compilation techniques to enhance the packing of instructions into registers
The architectural design of embedded systems is becoming increasingly idiosyncratic to meet varying constraints regarding energy consumption, code size, and execution time. Tradit...
Stephen Hines, David B. Whalley, Gary S. Tyson
FECS
2010
131views Education» more  FECS 2010»
13 years 8 months ago
The Mythical Creature Approach - A Simulation Alternative to Building Computer Architectures
In this paper, we present a method to help teach computer architecture (or computer organization) by developing an in class system where the students, themselves, compile high-leve...
Peter Jamieson, Darrel Davis, Brooke Spangler
SIGPLAN
2008
13 years 10 months ago
A parallel dynamic compiler for CIL bytecode
Multi-core technology is being employed in most recent high-performance architectures. Such architectures need specifically designed multi-threaded software to exploit all the pot...
Simone Campanoni, Giovanni Agosta, Stefano Crespi-...