Sciweavers

3893 search results - page 697 / 779
» Execution Architectures and Compilation
Sort
View
LCTRTS
1998
Springer
14 years 2 months ago
Integrating Path and Timing Analysis Using Instruction-Level Simulation Techniques
Abstract. Previously published methods for estimation of the worstcase execution time on contemporary processors with complex pipelines and multi-level memory hierarchies result in...
Thomas Lundqvist, Per Stenström
ISCA
1997
IEEE
120views Hardware» more  ISCA 1997»
14 years 2 months ago
Run-Time Adaptive Cache Hierarchy Management via Reference Analysis
Improvements in main memory speeds have not kept pace with increasing processor clock frequency and improved exploitation of instruction-level parallelism. Consequently, the gap b...
Teresa L. Johnson, Wen-mei W. Hwu
SIGMETRICS
1997
ACM
103views Hardware» more  SIGMETRICS 1997»
14 years 2 months ago
Performance Issues of Enterprise Level Web Proxies
Enterprise level web proxies relay world-wide web traffic between private networks and the Internet. They improve security, save network bandwidth, and reduce network latency. Wh...
Carlos Maltzahn, Kathy J. Richardson, Dirk Grunwal...
AGENTS
1997
Springer
14 years 2 months ago
Decision Making and Plan Management by Autonomous Agents: Theory, Implementation and Applications
A generic architecture for autonomous agents is presented. In commonwith other current proposals the agent is capable of reacting to and reasoning about events which occur in its ...
Subrata Kumar Das, John Fox, D. Elsdon, Peter Hamm...
HPDC
1996
IEEE
14 years 2 months ago
Controlling QoS in a Collaborative Multimedia Environment
A collaborative multimedia environment allows users to work remotely on common projects by sharing applications (e.g., CAD tools, text editors, white boards) and simultaneously co...
Marco Alfano, Rolf Sigle