Integrating Path and Timing Analysis Using Instruction-Level Simulation Techniques

Abstract. Previously published methods for estimation of the worstcase execution time on contemporary processors with complex pipelines and multi-level memory hierarchies result in overestimations owing to insu cient path and or timing analysis. This paper presents a new method that integrates path and timing analysis to address these limitations. First, it is based on instruction-level architecture simulation techniques and thus has a potential to perform arbitrarily detailed timing analysis of hardware platforms. Second, by extending the simulation technique with the capability of handling unknown input data values, it is possible to exclude infeasible or false program paths in many cases, and also calculate path information, such as bounds on number of loop iterations, without the need for annotating the programs. Finally, in order to keep the number of program paths to be analyzed at a manageable level, we have extended the simulator with a path-merging strategy. This paper present...

• Type: Conference
• Year: 1998
• Where: LCTRTS
• Authors: Thomas Lundqvist, Per Stenström
• Keywords: LCTRTS 1998, Program Paths, Simulation Technique, System Software, Timing Analysis