Sciweavers

453 search results - page 67 / 91
» Execution and Cache Performance of the Scheduled Dataflow Ar...
Sort
View
ASPLOS
1994
ACM
14 years 28 days ago
Reducing Branch Costs via Branch Alignment
Several researchers have proposed algorithms for basic block reordering. We call these branch alignment algorithms. The primary emphasis of these algorithms has been on improving ...
Brad Calder, Dirk Grunwald
MICRO
1998
IEEE
92views Hardware» more  MICRO 1998»
14 years 1 months ago
Predictive Techniques for Aggressive Load Speculation
Load latency remains a significant bottleneck in dynamically scheduled pipelined processors. Load speculation techniques have been proposed to reduce this latency. Dependence Pred...
Glenn Reinman, Brad Calder
MICRO
1997
IEEE
105views Hardware» more  MICRO 1997»
14 years 1 months ago
The Multicluster Architecture: Reducing Cycle Time Through Partitioning
The multicluster architecture that we introduce offers a decentralized, dynamically-scheduled architecture, in which the register files, dispatch queue, and functional units of t...
Keith I. Farkas, Paul Chow, Norman P. Jouppi, Zvon...
ISPA
2004
Springer
14 years 2 months ago
Performance-Aware Load Balancing for Multiclusters
In a multicluster architecture, where jobs can be submitted through each constituent cluster, the job arrival rates in individual clusters may be uneven and the load therefore need...
Ligang He, Stephen A. Jarvis, David A. Bacigalupo,...
VEE
2009
ACM
107views Virtualization» more  VEE 2009»
14 years 3 months ago
Architectural support for shadow memory in multiprocessors
Runtime monitoring support serves as a foundation for the important tasks of providing security, performing debugging, and improving performance of applications. Often runtime mon...
Vijay Nagarajan, Rajiv Gupta