Sciweavers

774 search results - page 98 / 155
» Experiences of low power design implementation and verificat...
Sort
View
JNW
2006
86views more  JNW 2006»
13 years 8 months ago
Throughput and Delay Analysis of Unslotted IEEE 802.15.4
The IEEE 802.15.4 standard is designed as a low power and low data rate protocol offering high reliability. It defines a beaconed and unbeaconed version. In this work, we analyze t...
Benoît Latré, Pieter De Mil, Ingrid M...
ISCA
2008
IEEE
113views Hardware» more  ISCA 2008»
14 years 3 months ago
A Two-Level Load/Store Queue Based on Execution Locality
Multicore processors have emerged as a powerful platform on which to efficiently exploit thread-level parallelism (TLP). However, due to Amdahl’s Law, such designs will be incr...
Miquel Pericàs, Adrián Cristal, Fran...
ISCAS
2003
IEEE
98views Hardware» more  ISCAS 2003»
14 years 2 months ago
Minimum selection GSC and adaptive low-power rake combining scheme
In this paper, we investigate a new generalized selection combining (GSC) technique and an adaptive rake combining scheme to save the power consumption of mobile rake receivers fo...
Suk Won Kim, Dong Sam Ha, Jeffrey H. Reed
GLOBECOM
2009
IEEE
14 years 19 days ago
Detecting Identity Spoofs in IEEE 802.11e Wireless Networks
Abstract--Wireless networks are vulnerable to identity spoofing attacks, where an attacker can forge the MAC address of his wireless device to assume the identity of another victim...
Gayathri Chandrasekaran, John-Austen Francisco, Vi...
FPL
2008
Springer
119views Hardware» more  FPL 2008»
13 years 10 months ago
An FPGA-based high-speed, low-latency trigger processor for high-energy physics
An example of an FPGA based application for a high-energy physics experiment is presented which features all facets of modern FPGA design. The special requirements here are high b...
Jan de Cuveland, Felix Rettig, Venelin Angelov, Vo...