Sciweavers

411 search results - page 35 / 83
» Experiences with Parallel N-Body Simulation
Sort
View
MICRO
1999
IEEE
143views Hardware» more  MICRO 1999»
14 years 23 days ago
Code Transformations to Improve Memory Parallelism
Current microprocessors incorporate techniques to exploit instruction-level parallelism (ILP). However, previous work has shown that these ILP techniques are less effective in rem...
Vijay S. Pai, Sarita V. Adve
EUROPAR
2009
Springer
14 years 3 months ago
High Performance Matrix Multiplication on Many Cores
Moore’s Law suggests that the number of processing cores on a single chip increases exponentially. The future performance increases will be mainly extracted from thread-level par...
Nan Yuan, Yongbin Zhou, Guangming Tan, Junchao Zha...
HPDC
2006
IEEE
14 years 2 months ago
On the Harmfulness of Redundant Batch Requests
Most parallel computing resources are controlled by batch schedulers that place requests for computation in a queue until access to compute nodes is granted. Queue waiting times a...
Henri Casanova
ADHOCNOW
2006
Springer
14 years 2 months ago
Circularity-Based Medium Access Control in Mobile Ad Hoc Networks
Abstract. The RTS/CTS access scheme, designed to reduce the number of collisions in a IEEE 802.11 network, is known to exhibit problems due to masked nodes, the imbalance between t...
Mohammad Z. Ahmad, Damla Turgut, R. Bhakthavathsal...
JSSPP
2010
Springer
13 years 6 months ago
Resource Provisioning in SLA-Based Cluster Computing
Cluster computing is excellent for parallel computation. It has become increasingly popular. In cluster computing, a service level agreement (SLA) is a set of quality of services (...
Kaiqi Xiong, Sang C. Suh