Sciweavers

1256 search results - page 224 / 252
» Experiences with the DEVStone benchmark
Sort
View
CODES
2007
IEEE
14 years 5 months ago
Thread warping: a framework for dynamic synthesis of thread accelerators
We present a dynamic optimization technique, thread warping, that uses a single processor on a multiprocessor system to dynamically synthesize threads into custom accelerator circ...
Greg Stitt, Frank Vahid
ICASSP
2007
IEEE
14 years 5 months ago
Integrating Relevance Feedback in Boosting for Content-Based Image Retrieval
Many content-based image retrieval applications suffer from small sample set and high dimensionality problems. Relevance feedback is often used to alleviate those problems. In thi...
Jie Yu, Yijuan Lu, Yuning Xu, Nicu Sebe, Qi Tian
IPPS
2007
IEEE
14 years 5 months ago
Invited Paper: A Compile-time Cost Model for OpenMP
OpenMP has gained wide popularity as an API for parallel programming on shared memory and distributed shared memory platforms. It is also a promising candidate to exploit the emer...
Chunhua Liao, Barbara M. Chapman
ISPASS
2007
IEEE
14 years 5 months ago
A Comparison of Two Approaches to Parallel Simulation of Multiprocessors
— The design trend towards CMPs has made the simulation of multiprocessor systems a necessity and has also made multiprocessor systems widely available. While a serial multiproce...
Andrew Over, Bill Clarke, Peter E. Strazdins
ISVLSI
2007
IEEE
150views VLSI» more  ISVLSI 2007»
14 years 5 months ago
Minimum-Congestion Placement for Y-interconnects: Some studies and observations
— Y -interconnects for VLSI chips are based on the use of global and semi-global wiring in only 0◦ , 60◦ , and 120◦ . Though X-interconnects are fast replacing the traditio...
Tuhina Samanta, Prasun Ghosal, Hafizur Rahaman, Pa...