Sciweavers

326 search results - page 7 / 66
» Experimenting different software architectures performance t...
Sort
View
CASES
2005
ACM
13 years 9 months ago
Compilation techniques for energy reduction in horizontally partitioned cache architectures
Horizontally partitioned data caches are a popular architectural feature in which the processor maintains two or more data caches at the same level of hierarchy. Horizontally part...
Aviral Shrivastava, Ilya Issenin, Nikil Dutt
ERSHOV
2009
Springer
13 years 5 months ago
Applicability of the BLAST Model Checker: An Industrial Case Study
Model checking of software has been a very active research topic recently. As a result, a number of software model checkers have been developed for analysis of software written in ...
Emanuel Kolb, Ondrej Sery, Roland Weiss
CGO
2009
IEEE
14 years 2 months ago
OptiScope: Performance Accountability for Optimizing Compilers
Compilers employ many aggressive code transformations to achieve highly optimized code. However, because of complex target architectures and unpredictable optimization interaction...
Tipp Moseley, Dirk Grunwald, Ramesh Peri
COMCOM
2000
82views more  COMCOM 2000»
13 years 7 months ago
Experience with RT-LOTOS, a temporal extension of the LOTOS formal description technique
This paper is devoted to the presentation of the RT-LOTOS formal description technique, which is a formalism suited for applications where concurrency, complex synchronization pat...
Jean-Pierre Courtiat, C. A. S. Santos, Christophe ...
ECOOP
1995
Springer
13 years 11 months ago
Experience Using Design Patterns to Evolve Communication Software Across Diverse OS Platforms
Design patterns help to improve communication software quality since they address a fundamental challenge in largescale software development: communicationof architectural knowled...
Douglas C. Schmidt, Paul Stephenson