Sciweavers

114 search results - page 10 / 23
» Exploiting Runtime Information in the IDE
Sort
View
OOPSLA
2005
Springer
14 years 27 days ago
Demand-driven points-to analysis for Java
We present a points-to analysis technique suitable for environments with small time and memory budgets, such as just-in-time (JIT) compilers and interactive development environmen...
Manu Sridharan, Denis Gopan, Lexin Shan, Rastislav...
ISW
2010
Springer
13 years 5 months ago
Privilege Escalation Attacks on Android
Abstract. Android is a modern and popular software platform for smartphones. Among its predominant features is an advanced security model which is based on application-oriented man...
Lucas Davi, Alexandra Dmitrienko, Ahmad-Reza Sadeg...
AIPS
2010
13 years 9 months ago
The More, the Merrier: Combining Heuristic Estimators for Satisficing Planning
The problem of effectively combining multiple heuristic estimators has been studied extensively in the context of optimal planning, but not in the context of satisficing planning....
Gabriele Röger, Malte Helmert
ISCA
1996
IEEE
130views Hardware» more  ISCA 1996»
13 years 11 months ago
Informing Memory Operations: Providing Memory Performance Feedback in Modern Processors
Memory latency is an important bottleneck in system performance that cannot be adequately solved by hardware alone. Several promising software techniques have been shown to addres...
Mark Horowitz, Margaret Martonosi, Todd C. Mowry, ...
ISCA
2012
IEEE
244views Hardware» more  ISCA 2012»
11 years 9 months ago
Scheduling heterogeneous multi-cores through performance impact estimation (PIE)
Single-ISA heterogeneous multi-core processors are typically composed of small (e.g., in-order) power-efficient cores and big (e.g., out-of-order) high-performance cores. The eff...
Kenzo Van Craeynest, Aamer Jaleel, Lieven Eeckhout...