Sciweavers

1016 search results - page 166 / 204
» Explore or Exploit
Sort
View
ICPP
2008
IEEE
14 years 2 months ago
Optimizing Issue Queue Reliability to Soft Errors on Simultaneous Multithreaded Architectures
The issue queue (IQ) is a key microarchitecture structure for exploiting instruction-level and thread-level parallelism in dynamically scheduled simultaneous multithreaded (SMT) p...
Xin Fu, Wangyuan Zhang, Tao Li, José A. B. ...
CMSB
2007
Springer
14 years 2 months ago
Expressive Models for Synaptic Plasticity
We explore some presynaptic mechanisms of the calyx of Held synapse through a stochastic model. The model, drawn from a kinetic approach developed in literature, exploits process c...
Andrea Bracciali, Marcello Brunelli, Enrico Catald...
CODES
2005
IEEE
14 years 1 months ago
Improving superword level parallelism support in modern compilers
Multimedia vector instruction sets are becoming ubiquitous in most of the embedded systems used for multimedia, networking and communications. However, current compiler technology...
Christian Tenllado, Luis Piñuel, Manuel Pri...
OOPSLA
2005
Springer
14 years 1 months ago
Safe futures for Java
is a simple and elegant abstraction that allows concurrency to be expressed often through a relatively small rewrite of a sequential program. In the absence of side-effects, futur...
Adam Welc, Suresh Jagannathan, Antony L. Hosking
PROFES
2004
Springer
14 years 1 months ago
Experimental Development of a Prototype for Mobile Environmental Information Systems (MEIS)
Environmental information systems (EIS) have been in professional use for quite a long time. Applications of this domain often include features of quite common location based servi...
Ari Keronen, Mauri Myllyaho, Pasi Alatalo, Markku ...