Sciweavers

157 search results - page 27 / 32
» Extending Symmetry Reduction by Exploiting System Architectu...
Sort
View
MICRO
2003
IEEE
109views Hardware» more  MICRO 2003»
14 years 29 days ago
TLC: Transmission Line Caches
It is widely accepted that the disproportionate scaling of transistor and conventional on-chip interconnect performance presents a major barrier to future high performance systems...
Bradford M. Beckmann, David A. Wood
MIDDLEWARE
2001
Springer
14 years 3 days ago
An Efficient Component Model for the Construction of Adaptive Middleware
Middleware has emerged as an important architectural component in modern distributed systems. Most recently, industry has witnessed the emergence of component-based middleware pla...
Michael Clarke, Gordon S. Blair, Geoff Coulson, Ni...
SIGOPSE
2000
ACM
14 years 1 days ago
The data management problem in post-pc devices and a solution
The demand for network-enabled limited-footprint mobile devices is increasing rapidly. A central challenge that must be addressed in order to use these next-generation devices eff...
Ramakrishna Gummadi, Randy H. Katz
CIKM
2006
Springer
13 years 11 months ago
SaLSa: computing the skyline without scanning the whole sky
Skyline queries compute the set of Pareto-optimal tuples in a relation, i.e., those tuples that are not dominated by any other tuple in the same relation. Although several algorit...
Ilaria Bartolini, Paolo Ciaccia, Marco Patella
CASES
2006
ACM
13 years 11 months ago
High-performance packet classification algorithm for many-core and multithreaded network processor
Packet classification is crucial for the Internet to provide more value-added services and guaranteed quality of service. Besides hardware-based solutions, many software-based cla...
Duo Liu, Bei Hua, Xianghui Hu, Xinan Tang