Sciweavers

6348 search results - page 1093 / 1270
» Extensible control architectures
Sort
View
113
Voted
INTERWORKING
2000
15 years 7 months ago
Modelling and Performance Evaluation of a National Scale Switchless Based Network
In a packet switching based scenario, optical technologies can not completely overcome the problem of insufficient network capacity, due to limitations produced by the presence of ...
Josep Solé-Pareta, Davide Careglio, Salvato...
119
Voted
ARVLSI
1995
IEEE
78views VLSI» more  ARVLSI 1995»
15 years 7 months ago
A technique for high-speed, fine-resolution pattern generation and its CMOS implementation
This paper presents an architecture for generating a high-speed data pattern with precise edge placement resolution by using the matched delay technique. The technique involves ...
Gary C. Moyer, Mark Clements, Wentai Liu, Toby Sch...
159
Voted
FPGA
1995
ACM
142views FPGA» more  FPGA 1995»
15 years 7 months ago
The Design of RPM: An FPGA-based Multiprocessor Emulator
Recent advances in Field-Programmable Gate Arrays (FPGA) and programmable interconnects have made it possible to build efficient hardware emulation engines. In addition, improveme...
Koray Öner, Luiz André Barroso, Sasan ...
112
Voted
ISCAS
1995
IEEE
91views Hardware» more  ISCAS 1995»
15 years 7 months ago
An FPGA Based Reconfigurable Coprocessor Board Utilizing a Mathematics of Arrays
Abstract -- Work in progress at the University of Missouri-Rolla on hardware assists for high performance computing is presented. This research consists of a novel field programmab...
W. Eatherton, J. Kelly, T. Schiefelbein, H. Pottin...
149
Voted
SIGCOMM
1995
ACM
15 years 7 months ago
Design, Implementation, and Evaluation of a Software-Based Real-Time Ethernet Protocol
Distributedmultimedia applicationsrequire performanceguarantees from the underlying network subsystem. Ethernet has been the dominant local area network architecture in the last d...
Chitra Venkatramani, Tzi-cker Chiueh
« Prev « First page 1093 / 1270 Last » Next »