Sciweavers

103 search results - page 15 / 21
» FPGA Architecture: Survey and Challenges
Sort
View
SIGCOMM
2010
ACM
13 years 7 months ago
Caliper: a tool to generate precise and closed-loop traffic
Generating realistic and responsive traffic that reflects different network conditions is a challenging problem associated with performing valid experiments in network testbeds. I...
Monia Ghobadi, Martin Labrecque, Geoffrey Salmon, ...
PERVASIVE
2007
Springer
13 years 7 months ago
Mobiscopes for Human Spaces
The proliferation of affordable mobile devices with processing and sensing capabilities, together with the rapid growth in ubiquitous network connectivity, herald an era of Mobisc...
Tarek F. Abdelzaher, Yaw Anokwa, Péter Boda...
CODES
2008
IEEE
14 years 1 months ago
Don't forget memories: a case study redesigning a pattern counting ASIC circuit for FPGAs
Modern embedded compute platforms increasingly contain both microprocessors and field-programmable gate arrays (FPGAs). The FPGAs may implement accelerators or other circuits to s...
David Sheldon, Frank Vahid
FPL
2009
Springer
101views Hardware» more  FPL 2009»
14 years 1 days ago
An accelerator for K-TH nearest neighbor thinning based on the IMORC infrastructure
The creation and optimization of FPGA accelerators comprising several compute cores and memories are challenging tasks in high performance reconfigurable computing. In this paper...
Tobias Schumacher, Christian Plessl, Marco Platzne...
ARC
2009
Springer
134views Hardware» more  ARC 2009»
14 years 1 days ago
A HyperTransport 3 Physical Layer Interface for FPGAs
Abstract. This paper presents the very first implementation of a HyperTransport 3 physical layer interface for Field Programmable Gate Arrays. HyperTransport is a low latency, high...
Heiner Litz, Holger Fröning, Ulrich Brün...