Sciweavers

87 search results - page 11 / 18
» FPGA power reduction using configurable dual-Vdd
Sort
View
DATE
2006
IEEE
195views Hardware» more  DATE 2006»
14 years 2 months ago
Application specific instruction processor based implementation of a GNSS receiver on an FPGA
In this paper the concept of a reconfigurable hardware macro to be used as a generic building block in lowpower, low-cost SoC for multioperable GNSS positioning is described, feat...
Götz Kappen, Tobias G. Noll
FPGA
2006
ACM
195views FPGA» more  FPGA 2006»
14 years 7 days ago
An adaptive Reed-Solomon errors-and-erasures decoder
The development of Reed-Solomon (RS) codes has allowed for improved data transmission over a variety of communication media. Although Reed-Solomon decoding provides a powerful def...
Lilian Atieno, Jonathan Allen, Dennis Goeckel, Rus...
FCCM
2004
IEEE
103views VLSI» more  FCCM 2004»
14 years 10 days ago
A Dynamically-Reconfigurable, Power-Efficient Turbo Decoder
The development of turbo codes has allowed for nearShannon limit information transfer in modern communication systems. Although turbo decoding is viewed as superior to alternate d...
Jian Liang, Russell Tessier, Dennis Goeckel
ICPADS
2005
IEEE
14 years 2 months ago
A Configurable Time-Controlled Clustering Algorithm for Wireless Sensor Networks
Future large-scale sensor networks may comprise thousands of wirelessly connected sensor nodes that could provide an unimaginable opportunity to interact with physical phenomena i...
S. Selvakennedy, Sukunesan Sinnappan
MVA
1996
123views Computer Vision» more  MVA 1996»
13 years 10 months ago
Automatic Configuration of Systems for Texture Analysis
Automatic visual inspection plays a growing role in today's efforts to reduce the costs of industrial production. Three to ten months of man power have to be invested for the...
Christian Küblbeck, Christoph Schittko, Thoma...