Sciweavers

28 search results - page 3 / 6
» Fast Buffered Delay Estimation Considering Process Variation...
Sort
View
ICW
2005
IEEE
133views Communications» more  ICW 2005»
14 years 1 months ago
Estimation of Linear Stochastic Systems over a Queueing Network
— In this paper, we consider the standard state estimation problem over a congested packet-based network. The network is modeled as a queue with a single server processing the pa...
Michael Epstein, Abhishek Tiwari, Ling Shi, Richar...
INFOCOM
2005
IEEE
14 years 1 months ago
Buffer sizing for congested Internet links
— Packet buffers in router/switch interfaces constitute a central element of packet networks. The appropriate sizing of these buffers is an important and open research problem. M...
Amogh Dhamdhere, Hao Jiang, Constantinos Dovrolis
ICC
2007
IEEE
125views Communications» more  ICC 2007»
14 years 1 months ago
A Two-Layer Characteristic-based Rate Control Framework for Low Delay Video Transmission
— In this paper, we present a two-layer rate control In [4], their rate controller TMN8 applied the Lagrange framework for low delay video transmission based on a multiplier to d...
Chun-Yuan Chang, Ming-Hung Chen, Cheng-Fu Chou, Di...
ISCAS
2005
IEEE
131views Hardware» more  ISCAS 2005»
14 years 1 months ago
Timing yield estimation using statistical static timing analysis
—As process variations become a significant problem in deep sub-micron technology, a shift from deterministic static timing analysis to statistical static timing analysis for hig...
Min Pan, Chris C. N. Chu, Hai Zhou
GLVLSI
2000
IEEE
85views VLSI» more  GLVLSI 2000»
13 years 12 months ago
Fast and accurate estimation of floorplans in logic/high-level synthesis
In many applications such as high-level synthesis (HLS) and logic synthesis and possibly engineering change order (ECO) we would like to get fast and accurate estimations of diffe...
Kia Bazargan, Abhishek Ranjan, Majid Sarrafzadeh