Sciweavers

610 search results - page 22 / 122
» Fast Modular Reduction
Sort
View
ICCSA
2005
Springer
14 years 27 days ago
Comparison of Global Optimization Methods for Drag Reduction in the Automotive Industry
Various global optimization methods are compared in order to find the best strategy to solve realistic drag reduction problems in the automotive industry. All the methods consist ...
Laurent Dumas, Vincent Herbert, Frédé...
FGR
2002
IEEE
151views Biometrics» more  FGR 2002»
14 years 10 days ago
Fast Stereo-Based Head Tracking for Interactive Environments
We present a robust implementation of stereo-based head tracking designed for interactive environments with uncontrolled lighting. We integrate fast face detection and drift reduc...
Louis-Philippe Morency, Ali Rahimi, Neal Checka, T...
RECONFIG
2008
IEEE
268views VLSI» more  RECONFIG 2008»
14 years 1 months ago
Parametric, Secure and Compact Implementation of RSA on FPGA
1 We present a fast, efficient, and parameterized modular multiplier and a secure exponentiation circuit especially intended for FPGAs on the low end of the price range. The desig...
Ersin Oksuzoglu, Erkay Savas
ICCAD
1996
IEEE
164views Hardware» more  ICCAD 1996»
13 years 11 months ago
A novel dimension reduction technique for the capacitance extraction of 3D VLSI interconnects
In this paper, we present a new capacitance extraction method named Dimension Reduction Technique (DRT) for 3D VLSI interconnects. The DRT converts a complex 3D problem into a ser...
Wei Hong II, Weikai Sun, Zhenhai Zhu, Hao Ji, Ben ...
ISCA
2002
IEEE
96views Hardware» more  ISCA 2002»
14 years 9 days ago
Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased Bitlines
Leakage power is dominated by critical paths, and hence dynamic deactivation of fast transistors can yield large savings. We introduce metrics for comparing fine-grain dynamic de...
Seongmoo Heo, Kenneth C. Barr, Mark Hampton, Krste...