Sciweavers

936 search results - page 182 / 188
» Fault tolerant mechanism design
Sort
View
IESS
2007
Springer
120views Hardware» more  IESS 2007»
14 years 2 months ago
Error Containment in the Time-Triggered System-On-a-Chip Architecture
Abstract: The time-triggered System-on-a-Chip (SoC) architecture provides a generic multicore system platform for a family of composable and dependable giga-scale SoCs. It supports...
Roman Obermaisser, Hermann Kopetz, Christian El Sa...
SEUS
2008
IEEE
14 years 2 months ago
Delay-Aware Mobile Transactions
In the expanding e-society, mobile embedded systems are increasingly used to support transactions such as for banking, stock or database applications. Such systems entail a range o...
Brahim Ayari, Abdelmajid Khelil, Neeraj Suri
IPPS
2006
IEEE
14 years 2 months ago
Realization of virtual networks in the DECOS integrated architecture
Due to the better utilization of computational and communication resources and the improved coordination of application subsystems, designers of large distributed embedded systems...
Roman Obermaisser, Philipp Peti
NOSSDAV
2005
Springer
14 years 2 months ago
Using n-trees for scalable event ordering in peer-to-peer games
We are concerned with the fundamental problem of event ordering in multiplayer peer-to-peer games. Event ordering, even without faults, requires all-to-all message passing with at...
Chris GauthierDickey, Virginia Mary Lo, Daniel Zap...
SP
2003
IEEE
14 years 1 months ago
Using Memory Errors to Attack a Virtual Machine
We present an experimental study showing that soft memory errors can lead to serious security vulnerabilities in Java and .NET virtual machines, or in any system that relies on ty...
Sudhakar Govindavajhala, Andrew W. Appel