Sciweavers

229 search results - page 35 / 46
» Fault-Tolerant Clock Synchronization in CAN
Sort
View
ICCAD
1999
IEEE
97views Hardware» more  ICCAD 1999»
13 years 12 months ago
A methodology for correct-by-construction latency insensitive design
In Deep Sub-Micron (DSM) designs, performance will depend critically on the latency of long wires. We propose a new synthesis methodology for synchronous systems that makes the de...
Luca P. Carloni, Kenneth L. McMillan, Alexander Sa...
CODES
2006
IEEE
14 years 1 months ago
Hardware based frequency/voltage control of voltage frequency island systems
The ability to do fine grain power management via local voltage selection has shown much promise via the use of Voltage/ Frequency Islands (VFIs). VFI-based designs combine the a...
Puru Choudhary, Diana Marculescu
MVA
2008
131views Computer Vision» more  MVA 2008»
13 years 7 months ago
Frame-level temporal calibration of video sequences from unsynchronized cameras
This paper describes a new method for temporally calibrating multiple cameras by image processing operations. Existing multi-camera algorithms assume that the input sequences are ...
Senem Velipasalar, Wayne Wolf
KES
2005
Springer
14 years 1 months ago
Recognizing and Simulating Sketched Logic Circuits
This paper presents a system for recognizing sketched logic circuits in real-time and graphically simulating them afterwords. It has been developed for use in university and school...
Marcus Liwicki, Lars Knipping
CDC
2008
IEEE
128views Control Systems» more  CDC 2008»
14 years 2 months ago
Time-robust discrete control over networked Loosely Time-Triggered Architectures
In this paper we consider Loosely Time-Triggered Architectures (LTTA) as a networked infrastructure for deploying discrete control. LTTA are distributed architectures in which 1/ ...
Paul Caspi, Albert Benveniste