2 search results - page 1 / 1 » Fetch Halting on Critical Load Misses |
ICCD
2004
IEEE
14 years 8 months ago
2004
IEEE
As the performance gap between processors and memory systems increases, the CPU spends more time stalled waiting for data from main memory. Critical long latency instructions, suc...
HPCA
2001
IEEE
14 years 11 months ago
2001
IEEE
Mispredicted branches and loads that miss in the cache cause the majority of retirement stalls experienced by sequential processors; we call these critical instructions. Despite t...