Sciweavers

1563 search results - page 6 / 313
» Flexible instruction processors
Sort
View
CASES
2006
ACM
14 years 2 months ago
Adaptive and flexible dictionary code compression for embedded applications
Dictionary code compression is a technique where long instructions in the memory are replaced with shorter code words used as index in a table to look up the original instructions...
Mats Brorsson, Mikael Collin
RTSS
2006
IEEE
14 years 2 months ago
MCGREP - A Predictable Architecture for Embedded Real-Time Systems
Real-time systems design involves many important choices, including that of the processor. The fastest processors achieve performance by utilizing architectural features that make...
Jack Whitham, Neil C. Audsley
SACRYPT
2001
Springer
106views Cryptology» more  SACRYPT 2001»
14 years 1 months ago
Fast Normal Basis Multiplication Using General Purpose Processors
—For cryptographic applications, normal bases have received considerable attention, especially for hardware implementation. In this article, we consider fast software algorithms ...
Arash Reyhani-Masoleh, M. Anwarul Hasan
ASAP
2006
IEEE
108views Hardware» more  ASAP 2006»
14 years 9 days ago
New Schemes in Clustered VLIW Processors Applied to Turbo Decoding
State-of-the-art communication standards make extensive use of Turbo codes. The complex and power consuming designs that currently implement the turbo decoder expose the need for ...
Pablo Ituero, Marisa López-Vallejo
DATE
2004
IEEE
134views Hardware» more  DATE 2004»
14 years 9 days ago
Application of a Multi-Processor SoC Platform to High-Speed Packet Forwarding
In this paper, we explore the requirements of emerging complex SoC's and describe StepNP, an experimental flexible, multi-processor SoC platform targeted towards communicatio...
Pierre G. Paulin, Chuck Pilkington, Essaid Bensoud...