Sciweavers

444 search results - page 64 / 89
» Flow Level Simulation of Large IP Networks
Sort
View
ICC
2007
IEEE
130views Communications» more  ICC 2007»
14 years 1 months ago
A Distributed Scheme for Responsive Network Engineering
— Optimal bandwidth utilisation together with resilience and recovery from failure are two key drivers for Traffic Engineering (TE) which have been widely addressed by the IP co...
Johannes Göbel, Anthony E. Krzesinski, Dieter...
SDL
2003
147views Hardware» more  SDL 2003»
13 years 9 months ago
Modelling and Evaluation of a Network on Chip Architecture Using SDL
Network on Chip (NoC) is a new paradigm for designing large and complex systems on chips (SoCs). In this paradigm, a packet switched network is provided for on-chip communication. ...
Rickard Holsmark, Magnus Högberg, Shashi Kuma...
LCN
2006
IEEE
14 years 1 months ago
An Interior Path Vector Routing Protocol
Today’s intra-domain protocols are limited in their scalability. We examine these limitations and propose an alternative in the form of an IGP based on path vectors. Taking adva...
Conor Creagh, Cormac J. Sreenan
PERCOM
2011
ACM
12 years 11 months ago
P3-coupon: A probabilistic system for Prompt and Privacy-preserving electronic coupon distribution
—In this paper, we propose P3 -coupon, a Prompt and Privacy-preserving electronic coupon distribution system based on a Probabilistic one-ownership forwarding algorithm. In this ...
Boying Zhang, Jin Teng, Xiaole Bai, Zhimin Yang, D...
ICCD
2004
IEEE
135views Hardware» more  ICCD 2004»
14 years 4 months ago
Design Methodologies and Architecture Solutions for High-Performance Interconnects
In Deep Sub-Micron (DSM) technologies, interconnects play a crucial role in the correct functionality and largely impact the performance of complex System-on-Chip (SoC) designs. F...
Davide Pandini, Cristiano Forzan, Livio Baldi