Sciweavers

444 search results - page 83 / 89
» Flow Level Simulation of Large IP Networks
Sort
View
CAMAD
2006
IEEE
13 years 11 months ago
A packet-level characterization of network traffic
In this paper we show results from a packet-level traffic characterization aiming at finding spatial and temporal invariances of TCP based applications, such as HTTP and SMTP. We d...
Alberto Dainotti, Antonio Pescapè, Giorgio ...
MICRO
2010
IEEE
153views Hardware» more  MICRO 2010»
13 years 5 months ago
Throughput-Effective On-Chip Networks for Manycore Accelerators
As the number of cores and threads in manycore compute accelerators such as Graphics Processing Units (GPU) increases, so does the importance of on-chip interconnection network des...
Ali Bakhoda, John Kim, Tor M. Aamodt
PIMRC
2008
IEEE
14 years 1 months ago
LAC: Load-aware channel selection in 802.11 WLANs
—Dense deployments of hybrid WLANs result in high levels of interference and low end-user throughput. Many frequency allocation mechanisms for WLANs have been proposed by a large...
George Athanasiou, Ioannis Broustis, Thanasis Kora...
CCR
2008
84views more  CCR 2008»
13 years 7 months ago
Modeling internet topology dynamics
Despite the large number of papers on network topology modeling and inference, there still exists ambiguity about the real nature of the Internet AS and router level topology. Whi...
Hamed Haddadi, Steve Uhlig, Andrew W. Moore, Richa...
RTAS
1997
IEEE
13 years 11 months ago
Scalable Hardware Priority Queue Architectures for High-Speed Packet Switches
ÐWith effective packet-scheduling mechanisms, modern integrated networks can support the diverse quality-of-service requirements of emerging applications. However, arbitrating bet...
Sung-Whan Moon, Kang G. Shin, Jennifer Rexford