Sciweavers

478 search results - page 34 / 96
» Formal Methods for Specifying, Validating, and Verifying Req...
Sort
View
EMSOFT
2006
Springer
13 years 10 months ago
Reusable models for timing and liveness analysis of middleware for distributed real-time and embedded systems
Distributed real-time and embedded (DRE) systems have stringent constraints on timeliness and other properties whose assurance is crucial to correct system behavior. Formal tools ...
Venkita Subramonian, Christopher D. Gill, Cé...
MEMOCODE
2005
IEEE
14 years 2 months ago
Three-valued logic in bounded model checking
In principle, bounded model checking (BMC) leads to semidecision procedures that can be used to verify liveness properties and to falsify safety properties. If the procedures fail...
Tobias Schüle, Klaus Schneider
FM
2006
Springer
142views Formal Methods» more  FM 2006»
14 years 11 days ago
Feature Specification and Static Analysis for Interaction Resolution
While designing a service-oriented system, deciding whether a service interaction is desired or harmful is a subjective choice which depends on the requirements expressed by the us...
Marc Aiguier, Karim Berkani, Pascale Le Gall
SIGSOFT
2005
ACM
14 years 9 months ago
Towards a unified formal model for supporting mechanisms of dynamic component update
The continuous requirements of evolving a delivered software system and the rising cost of shutting down a running software system are forcing researchers and practitioners to fin...
Junrong Shen, Xi Sun, Gang Huang, Wenpin Jiao, Yan...
DATE
2004
IEEE
130views Hardware» more  DATE 2004»
14 years 14 days ago
Utilizing Formal Assertions for System Design of Network Processors
System level modeling with executable languages such as C/C++ has been crucial in the development of large electronic systems from general processors to application specific desig...
Xi Chen, Yan Luo, Harry Hsieh, Laxmi N. Bhuyan, Fe...