Sciweavers

294 search results - page 33 / 59
» Formal Verification of the Implementability of Timing Requir...
Sort
View
DATE
2008
IEEE
68views Hardware» more  DATE 2008»
14 years 3 months ago
Automatic Generation of Complex Properties for Hardware Designs
Property checking is a promising approach to prove the correctness of today’s complex designs. However, in practice this requires the formulation of formal properties which is a...
Frank Rogin, Thomas Klotz, Görschwin Fey, Rol...
QEST
2010
IEEE
13 years 6 months ago
DTMC Model Checking by SCC Reduction
Discrete-Time Markov Chains (DTMCs) are a widely-used formalism to model probabilistic systems. On the one hand, available tools like PRISM or MRMC offer efficient model checking a...
Erika Ábrahám, Nils Jansen, Ralf Wim...
ISSTA
2000
ACM
14 years 26 days ago
Classification schemes to aid in the analysis of real-time systems
This paper presents three sets of classification schemes for processes, properties, and transitions that can be used to assist in the analysis of real-time systems. These classifi...
Paul Z. Kolano, Richard A. Kemmerer
CONCUR
2012
Springer
11 years 11 months ago
Avoiding Shared Clocks in Networks of Timed Automata
Networks of timed automata (NTA) are widely used to model distributed real-time systems. Quite often in the literature, the automata are allowed to share clocks. This is a problem ...
Sandie Balaguer, Thomas Chatain
FM
2001
Springer
108views Formal Methods» more  FM 2001»
14 years 29 days ago
Improvements in BDD-Based Reachability Analysis of Timed Automata
To develop efficient algorithms for the reachability analysis of timed automata, a promising approach is to use binary decision diagrams (BDDs) as data structure for the representa...
Dirk Beyer