DATE 2008 - PDF Preprint Papers

DATE 2008 Automation and Test in Europe Conference and Exhibition Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed DATE-2008 Paper

click to vote

DATE
2008
IEEE

226views Hardware» more DATE 2008»

A General Method to Evaluate RF BIST Techniques Based on Non-parametric Density Estimation

14 years 5 months ago

Download www.date-conference.com

Abstract— We present a general method to evaluate RF BuiltIn Self-Test (BIST) techniques during the design stage. In particular, the adaptive kernel estimator is used to construc...

Haralampos-G. D. Stratigopoulos, Jeanne Tongbong, ...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	226	A General Method to Evaluate RF BIST Techniques Based on Non-parametric Density Estimation	claim
2	223	Cooperative Safety: a Combination of Multiple Technologies	claim
3	217	A Coarse-Grained Array based Baseband Processor for 100Mbps+ Software Defined Radio	claim
4	204	Deep Submicron Interconnect Timing Model with Quadratic Random Variable Analysis	claim
5	199	Safe Automatic Flight Back and Landing of Aircraft Flight Reconfiguration Function (FRF)	claim
6	197	Quantitative Productivity Measurement in IC Design	claim
7	182	A Novel Low Overhead Fault Tolerant Kogge-Stone Adder Using Adaptive Clocking	claim
8	182	An adaptable FPGA-based System for Regular Expression Matching	claim
9	176	Modeling and Refining Heterogeneous Systems With SystemC-AMS: Application to WSN	claim
10	174	Calibration of Integrated CMOS Hall Sensors Using Coil-on-Chip in ATE Environment	claim
11	171	Cache Aware Mapping of Streaming Applications on a Multiprocessor System-on-Chip	claim
12	170	ETBR: Extended Truncated Balanced Realization Method for On-Chip Power Grid Network Analysis	claim
13	168	Cycle-approximate Retargetable Performance Estimation at the Transaction Level	claim
14	168	A methodology for improving software design lifecycle in embedded control systems	claim
15	167	Accuracy-Adaptive Simulation of Transaction Level Models	claim
16	165	Dynamic Round-Robin Task Scheduling to Reduce Cache Misses for Embedded Systems	claim
17	165	TinyTimber, Reactive Objects in C for Real-Time Embedded Systems	claim
18	163	Design flow for embedded FPGAs based on a flexible architecture template	claim
19	163	A Simulation Methodology for Worst-Case Response Time Estimation of Distributed Real-Time Systems	claim
20	161	Spatial Correlation Extraction via Random Field Simulation and Production Chip Performance Regression	claim
21	161	Defeating classical Hardware Countermeasures: a new processing for Side Channel Analysis	claim
22	158	Performance Analysis of SoC Architectures Based on Latency-Rate Servers	claim
23	157	Clock Distribution Scheme using Coplanar Transmission Lines	claim
24	157	Logical Reliability of Interacting Real-Time Tasks	claim
25	156	Transparent Reconfigurable Acceleration for Heterogeneous Embedded Applications	claim
26	155	Comparison of memory write policies for NoC based Multicore Cache Coherent Systems	claim
27	153	An Optimized Message Passing Framework for Parallel Implementation of Signal Processing Applications	claim
28	151	Automatic Selection of Application-Specific Reconfigurable Processor Extensions	claim
29	149	OS-Based Sensor Node Platform and Energy Estimation Model for Health-Care Wireless Sensor Networks	claim
30	148	Automated Dynamic Throughput-constrained Structural-level Pipelining in Streaming Applications	claim
31	148	On Analysis and Synthesis of (n, k)-Non-Linear Feedback Shift Registers	claim
32	145	Minimizing Virtual Channel Buffer for Routers in On-chip Communication Architectures	claim
33	144	Novel Front-End Circuit Architectures for Integrated Bio-Electronic Interfaces	claim
34	144	Using Reconfigurable Logic to Optimise GPU Memory Accesses	claim
35	143	Comparison of Opamp-Based and Comparator-Based Delta-Sigma Modulation	claim
36	143	Improving Synthesis of Compressor Trees on FPGAs via Integer Linear Programming	claim
37	142	Approximate logic circuits for low overhead, non-intrusive concurrent error detection	claim
38	142	Developing Mesochronous Synchronizers to Enable 3D NoCs	claim
39	142	Algorithms for Maximum Satisfiability using Unsatisfiable Cores	claim
40	141	Hot Wire Anemometric MEMS Sensor for Water Flow Monitoring	claim
41	141	Emerging Yield and Reliability Challenges in Nanometer CMOS Technologies	claim
42	140	FPGA Design for Algebraic Tori-Based Public-Key Cryptography	claim
43	139	Analysis of The Test Data Volume Reduction Benefit of Modular SOC Testing	claim
44	139	Instruction Re-encoding Facilitating Dense Embedded Code	claim
45	139	Scan Chain Organization for Embedded Diagnosis	claim
46	138	Functional Self-Testing for Bus-Based Symmetric Multiprocessors	claim
47	138	Dynamic Task Allocation Strategies in MPSoC for Soft Real-time Applications	claim
48	138	BARP-A Dynamic Routing Protocol for Balanced Distribution of Traffic in NoCs	claim
49	137	SPARE - a Scalable algorithm for passive, structure preserving, Parameter-Aware model order REduction	claim
50	136	A Framework of Stochastic Power Management Using Hidden Markov Model	claim
51	134	Scalable Architecture for on-Chip Neural Network Training using Swarm Intelligence	claim
52	134	Adaptive Filesystem Compression for Embedded Systems	claim
53	133	Model Checking of Analog Systems using an Analog Specification Language	claim
54	133	Memory Organization with Multi-Pattern Parallel Accesses	claim
55	133	Globally Optimized Robust Systems to Overcome Scaled CMOS Reliability Challenges	claim
56	132	Coarse-Grain MTCMOS Sleep Transistor Sizing Using Delay Budgeting	claim
57	131	Parametric Throughput Analysis of Synchronous Data Flow Graphs	claim
58	131	Optimal High-Resolution Spectral Analyzer	claim
59	131	Scheduling of Fault-Tolerant Embedded Systems with Soft and Hard Timing Constraints	claim
60	131	Power Balanced Gates Insensitive to Routing Capacitance Mismatch	claim
61	131	Optimal MTCMOS Reactivation Under Power Supply Noise and Performance Constraints	claim
62	130	Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs	claim
63	130	A Dual-Priority Real-Time Multiprocessor System on FPGA for Automotive Applications	claim
64	129	Memory Technology for Extended Large-Scale Integration in Future Electronics Applications	claim
65	129	Quantitative Evaluation in Embedded System Design: Trends in Modeling and Analysis Techniques	claim
66	128	Dynamic Voltage Scaling of Supply and Body Bias Exploiting Software Runtime Distribution	claim
67	128	Robust and Low Complexity Rate Control for Solar Powered Sensors	claim
68	127	An application-based EDF scheduler for OSEK/VDX	claim
69	126	Design Guidelines for Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits	claim
70	126	In-band Cross-Trigger Event Transmission for Transaction-Based Debug	claim
71	126	De Bruijn Graph as a Low Latency Scalable Architecture for Energy Efficient Massive NoCs	claim
72	126	Analysis of Oscillator Injection Locking by Harmonic Balance Method	claim
73	126	State Skip LFSRs: Bridging the Gap between Test Data Compression and Test Set Embedding for IP Cores	claim
74	125	Current source based standard cell model for accurate signal integrity and timing analysis	claim
75	124	Logic Synthesis with Nanowire Crossbar: Reality Check and Standard Cell-based Integration	claim
76	124	Automated Testability Enhancements for Logic Brick Libraries	claim
77	124	Resistive Bridging Fault Simulation of Industrial Circuits	claim
78	124	Sizing Rules for Bipolar Analog Circuit Design	claim
79	123	Exact and Approximate Task Assignment Algorithms for Pipelined Software Synthesis	claim
80	123	Efficient Software Architecture for IPSec Acceleration Using a Programmable Security Processor	claim
81	123	Test Strategies for Low Power Devices	claim
82	123	Verification of Temporal Properties in Automotive Embedded Software	claim
83	122	Digital bit stream jitter testing using jitter expansion	claim
84	122	Finding the Worst Voltage Violation in Multi-Domain Clock Gated Power Network	claim
85	122	Simulation-Directed Invariant Mining for Software Verification	claim
86	121	On Automated Trigger Event Generation in Post-Silicon Validation	claim
87	121	A Generic Standard Cell Design Methodology for Differential Circuit Styles	claim
88	121	A Bridging Fault Model Where Undetectable Faults Imply Logic Redundancy	claim
89	121	Quantitative Evaluation in Embedded System Design: Validation of Multiprocessor Multithreaded Architectures	claim
90	121	Constraint Refinement for Online Verifiable Cross-Layer System Adaptation	claim
91	120	Serialized Asynchronous Links for NoC	claim
92	120	A Case Study in Reliability-Aware Design: A Resilient LDPC Code Decoder	claim
93	120	Error Detection/Correction in DNA Algorithmic Self-Assembly	claim
94	120	A System Architecture for Reconfigurable Trusted Platforms	claim
95	119	ezRealtime: A Domain-Specific Modeling Tool for Embedded Hard Real-Time Software Synthesis	claim
96	119	Process Variation Aware Issue Queue Design	claim
97	119	Guiding Circuit Level Fault-Tolerance Design with Statistical Methods	claim
98	118	Layout Level Timing Optimization by Leveraging Active Area Dependent Mobility of Strained-Silicon Devices	claim
99	117	Architecture Exploration of NAND Flash-based Multimedia Card	claim
100	117	A Scalable Algorithmic Framework for Row-Based Power-Gating	claim
101	117	CATCH: A Mechanism for Dynamically Detecting Cache-Content-Duplication and its Application to Instruction Caches	claim
102	116	A Virtual Prototype for Bluetooth over Ultra Wide Band System Level Design	claim
103	116	A Variation Aware High Level Synthesis Framework	claim
104	116	Zero-Efficient Buffer Design for Reliable Network-on-Chip in Tiled Chip-Multi-Processor	claim
105	116	Fast Analog Circuit Synthesis Using Sensitivity Based Near Neighbor Searches	claim
106	115	Improving the Efficiency of Run Time Reconfigurable Devices by Configuration Locking	claim
107	115	Synthesizing Synchronous Elastic Flow Networks	claim
108	114	Synthesis of Fault-Tolerant Embedded Systems	claim
109	114	Design of a HW/SW Communication Infrastructure for a Heterogeneous Reconfigurable Processor	claim
110	114	A Single-supply True Voltage Level Shifter	claim
111	114	Hiding Cache Miss Penalty Using Priority-based Execution for Embedded Processors	claim
112	114	Operating System Controlled Processor-Memory Bus Encryption	claim
113	113	Physical Architectures of Automotive Systems	claim
114	113	Compositional, dynamic cache management for embedded chip multiprocessors	claim
115	113	Random Stimulus Generation using Entropy and XOR Constraints	claim
116	113	Run-time Spatial Mapping of Streaming Applications to a Heterogeneous Multi-Processor System-on-Chip (MPSOC)	claim
117	112	Adaptive Simulation for Single-Electron Devices	claim
118	112	Tool Support for Incremental Failure Mode and Effects Analysis of Component-Based Systems	claim
119	112	Towards fault tolerant parallel prefix adders in nanoelectronic systems	claim
120	112	An novel Methodology for Reducing SoC Test Data Volume on FPGA-based Testers	claim
121	111	Incremental Criticality and Yield Gradients	claim
122	111	Power-Aware Testing and Test Strategies for Low Power Devices	claim
123	111	A Formal Approach To The Protocol Converter Problem	claim
124	110	Run-time System for an Extensible Embedded Processor with Dynamic Instruction Set	claim
125	110	Definition and SIMD Implementation of a Multi-Processing Architecture Approach on FPGA	claim
126	109	Layout-Aware, IR-Drop Tolerant Transition Fault Pattern Generation	claim
127	108	CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns	claim
128	107	Effective Loop Partitioning and Scheduling under Memory and Register Dual Constraints	claim
129	107	Built-in Clock Skew System for On-line Debug and Repair	claim
130	107	Instruction Set Extension Exploration in Multiple-Issue Architecture	claim
131	107	Merged Computation for Whirlpool Hashing	claim
132	106	Retargetable Code Optimization for Predicated Execution	claim
133	106	Low Power Illinois Scan Architecture for Simultaneous Power and Test Data Volume Reduction	claim
134	106	Source-Level Timing Annotation and Simulation for a Heterogeneous Multiprocessor	claim
135	106	Software Components for Reliable Automotive Systems	claim
136	106	Modeling Event Stream Hierarchies with Hierarchical Event Models	claim
137	105	Comparison of Boolean Satisfiability Encodings on FPGA Detailed Routing Problems	claim
138	104	A Novel Technique for Improving Temperature Independency of Ring-ADC	claim
139	104	Multi-Vector Tests: A Path to Perfect Error-Rate Testing	claim
140	104	Diagnostic Analysis of Static Errors in Multi-Step Analog to Digital Converters	claim
141	104	A Novel Approach for EMI Design of Power Electronics	claim
142	103	Compositional design of isochronous systems	claim
143	103	A Mutation Model for the SystemC TLM 2.0 Communication Interfaces	claim
144	103	Novel Pin Assignment Algorithms for Components with Very High Pin Counts	claim
145	102	Efficient Design Validation Based on Cultural Algorithms	claim
146	102	A New Approach for Combining Yield and Performance in Behavioural Models for Analogue Integrated Circuits	claim
147	102	Performance-Constrained Different Cell Count Minimization for Continuously-Sized Circuits	claim
148	102	Semantics for Model-Based Validation of Continuous/Discrete Systems	claim
149	102	Vectorization of Reed Solomon Decoding and Mapping on the EVP	claim
150	101	Introducing Preemptive Scheduling in Abstract RTOS Models using Result Oriented Modeling	claim
151	101	A Game-Theoretic Approach to Real-Time System Testing	claim
152	101	Resilient Dynamic Power Management under Uncertainty	claim
153	101	Power Aware Reconfigurable Multiprocessor for Elliptic Curve Cryptography	claim
154	100	A Mapping Framework for Guided Design Space Exploration of Heterogeneous MP-SoCs	claim
155	100	User-Aware Dynamic Task Allocation in Networks-on-Chip	claim
156	100	A Delay-efficient Radiation-hard Digital Design Approach Using CWSP Elements	claim
157	100	Towards Trojan-Free Trusted ICs: Problem Analysis and Detection Scheme	claim
158	99	Thermal Balancing Policy for Streaming Computing on Multiprocessor Architectures	claim
159	99	GMDS: Hardware implementation of novel real output queuing architecture	claim
160	99	Subsystem Exchange in a Concurrent Design Process Environment	claim
161	99	Task Scheduling with Configuration Prefetching and Anti-Fragmentation techniques on Dynamically Reconfigurable Systems	claim
162	98	Theoretical and Practical Aspects of IDDQ Settling-Impact on Measurement Timing and Quality	claim
163	98	An Efficient Solar Energy Harvester for Wireless Sensor Nodes	claim
164	98	Memory-aware NoC Exploration and Design	claim
165	98	Designing Micro/Nano Systems for a Safer and Healthier Tomorrow	claim
166	97	Temperature-Aware Voltage Selection for Energy Optimization	claim
167	97	Energy Efficient and High Speed On-Chip Ternary Bus	claim
168	95	Improving Constant-Coefficient Multiplier Verification by Partial Product Identification	claim
169	95	Completeness in SMT-based BMC for Software Programs	claim
170	95	Improvements in Polynomial-Time Feasibility Testing for EDF	claim
171	93	A Fast Approximation Algorithm for MIN-ONE SAT	claim
172	93	Quantitative Evaluation in Embedded System Design: Predicting Battery Lifetime in Mobile Devices	claim
173	92	Latch Modeling for Statistical Timing Analysis	claim
174	91	Integrating RTL IPs into TLM Designs Through Automatic Transactor Generation	claim
175	91	Modularity vs. Reusability: Code Generation from Synchronous Block Diagrams	claim
176	91	Fault Clustering in deep-submicron CMOS Processes	claim
177	91	Integrated approach to energy harvester mixed technology modelling and performance optimisation	claim
178	90	Advanced Analog Filters for Telecommunications	claim
179	90	Computation of Buffer Capacities for Throughput Constrained and Data Dependent Inter-Task Communication	claim
180	90	An Efficient FPGA Implementation of Principle Component Analysis based Network Intrusion Detection System	claim
181	89	Software Protection Mechanisms for Dependable Systems	claim
182	89	EPIC: Ending Piracy of Integrated Circuits	claim
183	89	Symbolic Reliability Analysis and Optimization of ECU Networks	claim
184	87	Harvesting Wasted Heat in a Microprocessor Using Thermoelectric Generators: Modeling, Analysis and Measurement	claim
185	86	Programming Shared Memory Multiprocessors with Deterministic Message-Passing Concurrency: Compiling SHIM to Pthreads	claim
186	86	Conditional Partial Order Graphs and Dynamically Reconfigurable Control Synthesis	claim
187	86	Test Scheduling for Wafer-Level Test-During-Burn-In of Core-Based SoCs	claim
188	85	Video Processing Requirements on SoC Infrastructures	claim
189	85	Improved Visibility in One-to-Many Trace Concretization	claim
190	84	On the Verification of High-Order Constraint Compliance in IC Design	claim
191	84	Physically-Aware N-Detect Test Pattern Selection	claim
192	82	Variation tolerant NoC design by means of self-calibrating links	claim
193	82	A Triple-Mode Reconfigurable Sigma-Delta Modulator for Multi-Standard Wireless Applications	claim
194	82	Periodic Steady-State Analysis Augmented with Design Equality Constraints	claim
195	81	Practical Implementation of a Network Analyzer for Analog BIST Applications	claim
196	81	Using UML as Front-end for Heterogeneous Software Code Generation Strategies	claim
197	81	Quantified Synthesis of Reversible Logic	claim
198	79	A Programmable and Low-EMI Integrated Half-Bridge Driver in BCD Technology	claim
199	79	An efficient algorithm for free resources management on the FPGA	claim
200	79	System Performance Optimization Methodology for Infineon's 32-Bit Automotive Microcontroller Architecture	claim
201	78	Simultaneous FU and Register Binding Based on Network Flow Method	claim
202	78	Transistor-Specific Delay Modeling for SSTA	claim
203	77	Re-Examining the Use of Network-on-Chip as Test Access Mechanism	claim
204	76	Signal Probability Based Statistical Timing Analysis	claim
205	76	Front End Device for Content Networking	claim
206	76	On Modeling and Testing of Lithography Related Open Faults in Nano-CMOS Circuits	claim
207	75	A low-cost concurrent error detection technique for processor control logic	claim
208	75	Temperature Control of High-Performance Multi-core Platforms Using Convex Optimization	claim
209	75	Wire Sizing Alternative - An Uniform Dual-rail Routing Architecture	claim
210	74	A Design-for-Diagnosis Technique for SRAM Write Drivers	claim
211	71	Efficient Implementation of Native Software Simulation for MPSoC	claim
212	71	Efficient Symbolic Simulation of Low Level Software	claim
213	70	Specification and Design Considerations for Reliable Embedded Systems	claim
214	69	Time Properties of the BuST Protocol under the NPA Budget Allocation Scheme	claim
215	69	Defect Tolerance in Homogeneous Manycore Processors Using Core-Level Redundancy with Unified Topology	claim
216	68	Efficient Representation and Analysis of Power Grids	claim
217	68	Automatic Generation of Complex Properties for Hardware Designs	claim
218	67	MCjammer: Adaptive Verification for Multi-core Designs	claim
219	66	Wrapper and TAM Co-Optimization for Reuse of SoC Functional Interconnects	claim
220	66	Optimal Margin Computation for At-Speed Test	claim
221	62	Instruction Cache Energy Saving Through Compiler Way-Placement	claim
222	61	Dependability for high-tech systems: an industry-as-laboratory approach	claim
223	60	Structural Synthesis of Four-Quadrant Multiplier Based on Hierarchical Topology	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers