Sciweavers

299 search results - page 11 / 60
» Formal verification of analog designs using MetiTarski
Sort
View
INFORMATICALT
2002
103views more  INFORMATICALT 2002»
13 years 7 months ago
Numerical Representations as Purely Functional Data Structures: a New Approach
This paper is concerned with design, implementation and verification of persistent purely functional data structures which are motivated by the representation of natural numbers us...
Mirjana Ivanovic, Viktor Kuncak
CAV
2010
Springer
286views Hardware» more  CAV 2010»
13 years 7 months ago
ABC: An Academic Industrial-Strength Verification Tool
ABC is a public-domain system for logic synthesis and formal verification of binary logic circuits appearing in synchronous hardware designs. ABC combines scalable logic transforma...
Robert K. Brayton, Alan Mishchenko
FMICS
2008
Springer
13 years 9 months ago
Formal Verification of the Implementability of Timing Requirements
There has been relatively little work on the implementability of timing requirements. We have previously provided definitions of fundamental timing operators that explicitly consid...
Xiayong Hu, Mark Lawford, Alan Wassyng
BPM
2006
Springer
128views Business» more  BPM 2006»
13 years 9 months ago
Towards Formal Verification of Web Service Composition
Abstract. Web services composition is an emerging paradigm for enabling application integration within and across organizational boundaries. Current Web services composition propos...
Mohsen Rouached, Olivier Perrin, Claude Godart
ISCAS
2003
IEEE
89views Hardware» more  ISCAS 2003»
14 years 20 days ago
Synthesizing checkers for on-line verification of System-on-Chip designs
In modern System-on-Chip (SoC) designs verification becomes the major bottleneck. Since by using state-of-theart techniques complete designs cannot be fully formally verified, it ...
Rolf Drechsler