Sciweavers

299 search results - page 8 / 60
» Formal verification of analog designs using MetiTarski
Sort
View
DAC
2006
ACM
14 years 1 months ago
Use of C/C++ models for architecture exploration and verification of DSPs
Architectural decisions for DSP modules are often analyzed using high level C models. Such high-level explorations allow early examination of the algorithms and the architectural ...
David Brier, Raj S. Mitra
JSA
2008
131views more  JSA 2008»
13 years 6 months ago
Formal verification of ASMs using MDGs
We present a framework for the formal verification of abstract state machine (ASM) designs using the multiway decision graphs (MDG) tool. ASM is a state based language for describ...
Amjad Gawanmeh, Sofiène Tahar, Kirsten Wint...
VLSID
1999
IEEE
122views VLSI» more  VLSID 1999»
13 years 11 months ago
Formal Verification of an ARM Processor
This paper presents a detailed description of the application of a formal verification methodology to an ARM processor. The processor, a hybrid between the ARM7 and the StrongARM ...
Vishnu A. Patankar, Alok Jain, Randal E. Bryant
ISOLA
2007
Springer
14 years 1 months ago
Using Analogy to Promote Conceptual Modeling Reuse
Abstract. This paper argues in favor of a database conceptual schema and Semantic Web ontology design discipline that explores analogy mappings to reuse the structure and integrity...
Karin Koogan Breitman, Simone Diniz Junqueira Barb...
ISICT
2003
13 years 8 months ago
Analysis of a mobile communication security protocol
: Cryptographic protocols are used to achieve secure communication over insecure networks. Weaknesses in such protocols are hard to identify, as they can be the result of subtle de...
Tom Coffey, Reiner Dojen