Sciweavers

    2 search results - page 1 / 1
    » FreezeFrame: Compact Test Generation Using a Frozen Clock St...
    Sort
    View
    DATE
    1999
    IEEE
    120views Hardware» more  DATE 1999»
    FreezeFrame: Compact Test Generation Using a Frozen Clock Strategy
    15 years 7 months ago
    FreezeFrame: Compact Test Generation Using a Frozen Clock Strategy
    Download  www.cecs.uci.edu
    Test application time is an important factor in the overall cost of VLSI chip testing. We present a new ATPG approach for generating compact test sequences for sequential circuits...
    Yanti Santoso, Matthew C. Merten, Elizabeth M. Rud...
    claim paper
    Read More »
    93
    Voted
    JISE
    2000
    71views more  JISE 2000»
    Compact Test Generation Using a Frozen Clock Testing Strategy
    15 years 2 months ago
    Compact Test Generation Using a Frozen Clock Testing Strategy
    Download  www.iis.sinica.edu.tw
    Elizabeth M. Rudnick, Miron Abramovici
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.