Sciweavers

694 search results - page 51 / 139
» Gate Sizing Using a Statistical Delay Model
Sort
View
INTEGRATION
2002
57views more  INTEGRATION 2002»
13 years 8 months ago
To Booth or not to Booth
Booth Recoding is a commonly used technique to recode one of the operands in binary multiplication. In this way the implementation of a multipliers' adder tree can be improve...
Wolfgang J. Paul, Peter-Michael Seidel
IJNSEC
2010
247views more  IJNSEC 2010»
13 years 3 months ago
Hardware Implementation of Efficient Modified Karatsuba Multiplier Used in Elliptic Curves
The efficiency of the core Galois field arithmetic improves the performance of elliptic curve based public key cryptosystem implementation. This paper describes the design and imp...
Sameh M. Shohdy, Ashraf El-Sisi, Nabil A. Ismail
GLVLSI
2003
IEEE
146views VLSI» more  GLVLSI 2003»
14 years 2 months ago
A practical CAD technique for reducing power/ground noise in DSM circuits
One of the fundamental problems in Deep Sub Micron (DSM) circuits is Simultaneous Switching Noise (SSN), which causes voltage fluctuations in the circuit power/ground networks. In...
Arindam Mukherjee, Krishna Reddy Dusety, Rajsaktis...
MICCAI
2003
Springer
14 years 10 months ago
Statistical Atlas-Based Detection of Abnormalities in Brain Perfusion: Comparing Models and Estimating Detection Performance
Abstract. When developing statistical models of normal brain perfusion, two questions are of crucial interest: How well does an atlas describe normality and how sensitive is it at ...
Torbjørn Vik, Fabrice Heitz, Jean-Paul Arms...
INFORMATICALT
2006
116views more  INFORMATICALT 2006»
13 years 9 months ago
Cache-based Statistical Language Models of English and Highly Inflected Lithuanian
This paper investigates a variety of statistical cache-based language models built upon three corpora: English, Lithuanian, and Lithuanian base forms. The impact of the cache size,...
Airenas Vaiciunas, Gailius Raskinis