Sciweavers

1262 search results - page 25 / 253
» Generating instruction sets and microarchitectures from appl...
Sort
View
RTCSA
2000
IEEE
14 years 8 days ago
Extracting safe and precise control flow from binaries
As a starting point for static program analysis a control flow graph (CFG) is needed. If only the binary executable is available, this CFG has to be reconstructed from sequences ...
Henrik Theiling
IISWC
2008
IEEE
14 years 2 months ago
Evaluating the impact of dynamic binary translation systems on hardware cache performance
Dynamic binary translation systems enable a wide range of applications such as program instrumentation, optimization, and security. DBTs use a software code cache to store previou...
Arkaitz Ruiz-Alvarez, Kim M. Hazelwood
DSN
2008
IEEE
14 years 2 months ago
Trace-based microarchitecture-level diagnosis of permanent hardware faults
As devices continue to scale, future shipped hardware will likely fail due to in-the-field hardware faults. As traditional redundancy-based hardware reliability solutions that ta...
Man-Lap Li, Pradeep Ramachandran, Swarup Kumar Sah...
SAMOS
2004
Springer
14 years 1 months ago
Modeling Instruction Semantics in ADL Processor Descriptions for C Compiler Retargeting
Today’s Application Specific Instruction-set Processor (ASIP) design methodology often employs centralized Architecture Description Language (ADL) processor models, from which s...
Jianjiang Ceng, Weihua Sheng, Manuel Hohenauer, Ra...
DATE
2005
IEEE
121views Hardware» more  DATE 2005»
14 years 1 months ago
C Compiler Retargeting Based on Instruction Semantics Models
Efficient architecture exploration and design of application specific instruction-set processors (ASIPs) requires retargetable software development tools, in particular C compil...
Jianjiang Ceng, Manuel Hohenauer, Rainer Leupers, ...