Sciweavers

647 search results - page 121 / 130
» Generation of BDDs from hardware algorithm descriptions
Sort
View
ADHOC
2006
115views more  ADHOC 2006»
13 years 7 months ago
Routing characteristics of ad hoc networks with unidirectional links
Unidirectional links in an ad hoc network can result from factors such as heterogeneity of receiver and transmitter hardware, power control or topology control algorithms, or diff...
Jorjeta G. Jetcheva, David B. Johnson
TVLSI
2008
121views more  TVLSI 2008»
13 years 7 months ago
Area-Efficient Arithmetic Expression Evaluation Using Deeply Pipelined Floating-Point Cores
Recently, it has become possible to implement floating-point cores on field-programmable gate arrays (FPGAs) to provide acceleration for the myriad applications that require high-p...
Ronald Scrofano, Ling Zhuo, Viktor K. Prasanna
JMLR
2002
117views more  JMLR 2002»
13 years 7 months ago
Learning to Construct Fast Signal Processing Implementations
A single signal processing algorithm can be represented by many mathematically equivalent formulas. However, when these formulas are implemented in code and run on real machines, ...
Bryan Singer, Manuela M. Veloso
ICRA
2009
IEEE
127views Robotics» more  ICRA 2009»
13 years 5 months ago
Roombots-mechanical design of self-reconfiguring modular robots for adaptive furniture
We aim at merging technologies from information technology, roomware, and robotics in order to design adaptive and intelligent furniture. This paper presents design principles for ...
Alexander Spröwitz, Aude Billard, Pierre Dill...
DSRT
2008
IEEE
13 years 9 months ago
RTPROC: A System for Rapid Real-Time Prototyping in Audio Signal Processing
In this contribution a new system for the rapid development of real-time prototypes for digital audio signal processing algorithms on Windows PCs and a Digital Signal Processor (D...
Hauke Krüger, Peter Vary