Sciweavers

647 search results - page 77 / 130
» Generation of BDDs from hardware algorithm descriptions
Sort
View
WEA
2005
Springer
109views Algorithms» more  WEA 2005»
14 years 1 months ago
Synchronization Fault Cryptanalysis for Breaking A5/1
Abstract. A5/1 pseudo-random bit generator, known from GSM networks, potentially might be used for different purposes, such as secret hiding during cryptographic hardware testing, ...
Marcin Gomulkiewicz, Miroslaw Kutylowski, Heinrich...
ICDM
2006
IEEE
138views Data Mining» more  ICDM 2006»
14 years 2 months ago
Adding Semantics to Email Clustering
This paper presents a novel algorithm to cluster emails according to their contents and the sentence styles of their subject lines. In our algorithm, natural language processing t...
Hua Li, Dou Shen, Benyu Zhang, Zheng Chen, Qiang Y...
VISUALIZATION
1995
IEEE
13 years 11 months ago
Legibility Enhancement for Information Visualisation
Navigation in computer generated information spaces may be difficult, resulting in users getting “lost in hyperspace.” This work aims to build on research from the area of ci...
Rob Ingram, Steve Benford
JIRS
2006
131views more  JIRS 2006»
13 years 8 months ago
Inverse Kinematics of Human Arm Based on Multisensor Data Integration
The paper considers a technique for computation of the inverse kinematic model of the human arm. The approach is based on measurements of the hand position and orientation as well ...
Matjaz Mihelj
DAC
2012
ACM
11 years 10 months ago
Equivalence checking for behaviorally synthesized pipelines
Loop pipelining is a critical transformation in behavioral synthesis. It is crucial to producing hardware designs with acceptable latency and throughput. However, it is a complex ...
Kecheng Hao, Sandip Ray, Fei Xie