Sciweavers

545 search results - page 3 / 109
» Global Register Partitioning
Sort
View
POPL
2003
ACM
16 years 2 months ago
Bitwidth aware global register allocation
Multimedia and network processing applications make extensive use of subword data. Since registers are capable of holding a full data word, when a subword variable is assigned a r...
Sriraman Tallam, Rajiv Gupta
150
Voted
ASPLOS
2008
ACM
15 years 4 months ago
Communication optimizations for global multi-threaded instruction scheduling
The recent shift in the industry towards chip multiprocessor (CMP) designs has brought the need for multi-threaded applications to mainstream computing. As observed in several lim...
Guilherme Ottoni, David I. August
115
Voted
IPPS
1999
IEEE
15 years 6 months ago
Hyperplane Partitioning: An Approach to Global Data Partitioning for Distributed Memory Machines
Automatic Global Data Partitioning for Distributed Memory Machines DMMs is a di cult problem. In this work, we present a partitioning strategy called 'Hyperplane Partitioning...
S. R. Prakash, Y. N. Srikant
DATE
2008
IEEE
107views Hardware» more  DATE 2008»
15 years 8 months ago
Effective Loop Partitioning and Scheduling under Memory and Register Dual Constraints
ÄÓÓÔ× Ö Ø ÑÓר ÑÔÓÖØ ÒØ × Ø ÓÒ× ÓÖ Ñ ÔÔÐ ¹ Ø ÓÒ׺ ÌÓ Ú Ô Ö ÓÖÑ Ò ¸ ØÛÓ ÐÓÓÔ ØÖ Ò× ÓÖ¹ Ñ Ø ÓÒ Ø Ò ÕÙ × Ö Ó Ø ...
Chun Jason Xue, Edwin Hsing-Mean Sha, Zili Shao, M...
89
Voted
LCTRTS
2001
Springer
15 years 6 months ago
Loop Transformations for Architectures with Partitioned Register Banks
Ñ ×Ýר Ñ× Ö ÕÙ Ö Ñ Ü ÑÙÑ Ô Ö ÓÖÑ Ò ÖÓÑ ÔÖÓ ××ÓÖ Û Ø Ò × Ò ¬ ÒØ ÓÒ×ØÖ ÒØ× Ò ÔÓÛ Ö ÓÒ×ÙÑÔ¹ Ø ÓÒ Ò Ô Óרº Í× Ò...
Xianglong Huang, Steve Carr, Philip H. Sweany