Sciweavers

545 search results - page 61 / 109
» Global Register Partitioning
Sort
View
BVAI
2007
Springer
14 years 2 months ago
Bounds of the Ability to Destroy Precise Coincidences by Spike Dithering
Correlation analysis of neuronal spiking activity relies on the availability of distributions for assessing significance. At present, these distributions can only be created by su...
Antonio Pazienti, Markus Diesmann, Sonja Grün
PLDI
2005
ACM
14 years 2 months ago
Mitosis compiler: an infrastructure for speculative threading based on pre-computation slices
Speculative parallelization can provide significant sources of additional thread-level parallelism, especially for irregular applications that are hard to parallelize by conventio...
Carlos García Quiñones, Carlos Madri...
CGO
2003
IEEE
14 years 2 months ago
Addressing Mode Selection
Many processor architectures provide a set of addressing modes in their address generation units. For example DSPs (digital signal processors) have powerful addressing modes for e...
Erik Eckstein, Bernhard Scholz
DATE
2002
IEEE
117views Hardware» more  DATE 2002»
14 years 1 months ago
Effective Software Self-Test Methodology for Processor Cores
Software self-testing for embedded processor cores based on their instruction set, is a topic of increasing interest since it provides an excellent test resource partitioning tech...
Nektarios Kranitis, Antonis M. Paschalis, Dimitris...
HPCA
2000
IEEE
14 years 1 months ago
Software-Controlled Multithreading Using Informing Memory Operations
Memorylatency isbecominganincreasingly importantperformance bottleneck, especially in multiprocessors. One technique for tolerating memory latency is multithreading, whereby we sw...
Todd C. Mowry, Sherwyn R. Ramkissoon