Sciweavers

104 search results - page 17 / 21
» Globally Asynchronous Locally Synchronous FPGA Architectures
Sort
View
ICCD
2004
IEEE
74views Hardware» more  ICCD 2004»
14 years 4 months ago
Frontend Frequency-Voltage Adaptation for Optimal Energy-Delay^2
In this paper we present a clustered, multiple-clock domain (CMCD) microarchitecture that combines the benefits of both clustering and Globally Asynchronous Locally Synchronous (G...
Grigorios Magklis, José González, An...
CAV
2009
Springer
156views Hardware» more  CAV 2009»
14 years 2 months ago
Towards Performance Prediction of Compositional Models in Industrial GALS Designs
Systems and Networks on Chips (NoCs) are a prime design focus of many hardware manufacturers. In addition to functional verification, which is a difficult necessity, the chip desi...
Nicolas Coste, Holger Hermanns, Etienne Lantreibec...
ISLPED
2006
ACM
99views Hardware» more  ISLPED 2006»
14 years 1 months ago
Independent front-end and back-end dynamic voltage scaling for a GALS microarchitecture
In recent years, Globally Asynchronous Locally Synchronous (GALS) designs and dynamic voltage scaling (DVS) have emerged as some of the most popular approaches to address the ever...
Grigorios Magklis, Pedro Chaparro, José Gon...
SAC
2005
ACM
14 years 28 days ago
Multi-coordination of mobile agents: a model and a component-based architecture
This paper proposes a model along with a reference software architecture enabling multi-coordination between distributed and mobile software agents. Multi-coordination allows agen...
Giancarlo Fortino, Wilma Russo
ASPLOS
2010
ACM
14 years 2 months ago
Flexible architectural support for fine-grain scheduling
To make efficient use of CMPs with tens to hundreds of cores, it is often necessary to exploit fine-grain parallelism. However, managing tasks of a few thousand instructions is ...
Daniel Sanchez, Richard M. Yoo, Christos Kozyrakis