Sciweavers

104 search results - page 4 / 21
» Globally Asynchronous Locally Synchronous FPGA Architectures
Sort
View
DAC
2007
ACM
14 years 8 months ago
Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip
Due to high levels of integration and complexity, the design of multi-core SoCs has become increasingly challenging. In particular, energy consumption and distributing a single gl...
Ümit Y. Ogras, Diana Marculescu, Puru Choudha...
MAM
2006
126views more  MAM 2006»
13 years 7 months ago
HiDRA - A reactive multiprocessor architecture for heterogeneous embedded systems
Embedded systems are typically heterogeneous requiring interacting hardware and software components, are locally synchronous while being globally asynchronous and combine both con...
Zoran A. Salcic, Dong Hui, Partha S. Roop, Morteza...
ENTCS
2008
87views more  ENTCS 2008»
13 years 7 months ago
Process Algebra with Local Communication
In process algebras like CRL and ACP communication is defined globally. In the context of component-based architectures one wishes to define subcomponents of a system separately, ...
Muck van Weerdenburg
ENTCS
2008
125views more  ENTCS 2008»
13 years 7 months ago
Extending Lustre with Timeout Automata
This paper describes an extension to Lustre to support the analysis of globally asynchronous, locally synchronous (GALS) architectures. This extension consists of constructs for d...
Jimin Gao, Mike Whalen, Eric Van Wyk
ARC
2010
Springer
183views Hardware» more  ARC 2010»
13 years 7 months ago
Integrated Design Environment for Reconfigurable HPC
Using FPGAs to accelerate High Performance Computing (HPC) applications is attractive, but has a huge associated cost: the time spent, not for developing efficient FPGA code but fo...
Lilian Janin, Shoujie Li, Doug Edwards