Sciweavers

104 search results - page 9 / 21
» Globally Asynchronous Locally Synchronous FPGA Architectures
Sort
View
DAC
1999
ACM
13 years 11 months ago
A Practical Approach to Multiple-Class Retiming
Retiming is an optimization technique for synchronous circuits introduced by Leiserson and Saxe in 1983. Although powerful, retiming is not very widely used because it does not ha...
Klaus Eckl, Jean Christophe Madre, Peter Zepter, C...
CL
2010
Springer
13 years 7 months ago
SystemJ: A GALS language for system level design
In this paper we present the syntax, semantics, and compilation of a new system-level programming language called SystemJ. SystemJ is a multiclock language supporting the Globally...
Avinash Malik, Zoran Salcic, Partha S. Roop, Alain...
FPGA
2006
ACM
111views FPGA» more  FPGA 2006»
13 years 11 months ago
FPGA clock network architecture: flexibility vs. area and power
This paper examines the tradeoffs between flexibility, area, and power dissipation of programmable clock networks for FieldProgrammable Gate Arrays (FPGA's). The paper begins...
Julien Lamoureux, Steven J. E. Wilton
TPDS
2002
104views more  TPDS 2002»
13 years 7 months ago
Composite Synchronization in Parallel Discrete-Event Simulation
This paper considers a technique for composing global (barrier-style) and local (channel scanning) synchronization protocols within a single parallel discrete-event simulation. Com...
David M. Nicol, Jason Liu
ACSD
2004
IEEE
160views Hardware» more  ACSD 2004»
13 years 11 months ago
Concurrency in Synchronous Systems
In this paper we introduce the notion of weak endochrony, which extends to a synchronous setting the classical theory of Mazurkiewicz traces. The notion is useful in the synthesis ...
Dumitru Potop-Butucaru, Benoît Caillaud, Alb...