Sciweavers

495 search results - page 11 / 99
» HIDE : A Logic Based Hardware Development Environment
Sort
View
C5
2003
IEEE
14 years 28 days ago
Machine Cycle CPU Simulator for Educational Use based on Squeak Environment
A machine cycle CPU simulator is developed on the Squeak environment for educational use. The developed simulator is able to show hardware behavior in CPU at each system clock. An...
Takao Kawamura, Yoshio Kawaguchi, Shinji Nakanishi...
ECBS
2011
IEEE
274views Hardware» more  ECBS 2011»
12 years 7 months ago
Model-Driven In-the-Loop Validation: Simulation-Based Testing of UAV Software Using Virtual Environments
Abstract—With the availability of the off-the-shelf quadrocopter platforms, the implementation of autonomous unmanned aerial vehicle (UAV) has substantially been simplified. Suc...
Florian Mutter, Stefanie Gareis, Bernhard Schä...
ANCS
2007
ACM
13 years 11 months ago
Ruler: high-speed packet matching and rewriting on NPUs
Programming specialized network processors (NPU) is inherently difficult. Unlike mainstream processors where architectural features such as out-of-order execution and caches hide ...
Tomas Hruby, Kees van Reeuwijk, Herbert Bos
ISCA
2011
IEEE
386views Hardware» more  ISCA 2011»
12 years 11 months ago
Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs
Emerging memory technologies such as STT-RAM, PCRAM, and resistive RAM are being explored as potential replacements to existing on-chip caches or main memories for future multi-co...
Asit K. Mishra, Xiangyu Dong, Guangyu Sun, Yuan Xi...
ISMVL
2000
IEEE
121views Hardware» more  ISMVL 2000»
14 years 21 hour ago
Evolvable Hardware: From On-Chip Circuit Synthesis to Evolvable Space Systems
Evolvable Hardware (EHW) refers to HW design and self-reconfiguration using evolutionary/genetic mechanisms. The paper presents an overview of some key concepts of EHW, comments o...
Adrian Stoica