Sciweavers

495 search results - page 53 / 99
» HIDE : A Logic Based Hardware Development Environment
Sort
View
HIPEAC
2009
Springer
14 years 3 months ago
Mapping and Synchronizing Streaming Applications on Cell Processors
Developing streaming applications on heterogenous multi-processor architectures like the Cell is difficult. Currently, application developers need to know about hardware details t...
Maik Nijhuis, Herbert Bos, Henri E. Bal, Cé...
SASO
2007
IEEE
14 years 3 months ago
e-SAFE: An Extensible, Secure and Fault Tolerant Storage System
With the rapidly falling price of hardware, and increasingly available bandwidth, the storage technology is seeing a paradigm shift from centralized and managed mode to distribute...
Sandip Agarwala, Arnab Paul, Umakishore Ramachandr...
ASPLOS
1991
ACM
14 years 15 days ago
Performance Evaluation of Memory Consistency Models for Shared Memory Multiprocessors
The memory consistency model supported by a multiprocessor architecture determines the amount of buffering and pipelining that may be used to hide or reduce the latency of memory ...
Kourosh Gharachorloo, Anoop Gupta, John L. Henness...
EUROSYS
2009
ACM
14 years 6 months ago
Tralfamadore: unifying source code and execution experience
Program source is an intermediate representation of software; it lies between a developer’s intention and the hardware’s execution. Despite advances in languages and developme...
Geoffrey Lefebvre, Brendan Cully, Michael J. Feele...
CORR
2010
Springer
155views Education» more  CORR 2010»
13 years 7 months ago
A QoS Provisioning Recurrent Neural Network based Call Admission Control for beyond 3G Networks
The Call admission control (CAC) is one of the Radio Resource Management (RRM) techniques that plays influential role in ensuring the desired Quality of Service (QoS) to the users...
H. S. Ramesh Babu, Gowrishankar, P. S. Satyanaraya...