Sciweavers

495 search results - page 56 / 99
» HIDE : A Logic Based Hardware Development Environment
Sort
View
ICECCS
2009
IEEE
106views Hardware» more  ICECCS 2009»
14 years 2 months ago
Visual Comparison of Graphical Models
Collaborative development, incremental design and revision management require the ability to compare different versions of software artifacts. There are well-established approache...
Arne Schipper, Hauke Fuhrmann, Reinhard von Hanxle...
ICSE
2007
IEEE-ACM
14 years 7 months ago
A Robust Semantic Overlay Network for Microgrid Control Applications
Abstract. Control systems for electrical microgrids rely ever more on heterogeneous off-the-shelf technology for hardware, software and networking among the intelligent electronic ...
Geert Deconinck, Koen Vanthournout, Hakem Beitolla...
HICSS
1998
IEEE
112views Biometrics» more  HICSS 1998»
13 years 12 months ago
AESOP: An Outline-Oriented Authoring System
Because a hypermedia document is more complex than conventional text, it requires preparation with respect to two key aspects. First, the author begins to develop a "vision&q...
Takeshi Shimizu, Stephen W. Smoliar, John S. Borec...
ICCAD
2007
IEEE
116views Hardware» more  ICCAD 2007»
14 years 4 months ago
Device and architecture concurrent optimization for FPGA transient soft error rate
Late CMOS scaling reduces device reliability, and existing work has studied the permanent SER (soft error rate) for configuration memory in FPGA extensively. In this paper, we sh...
Yan Lin, Lei He
DATE
2004
IEEE
130views Hardware» more  DATE 2004»
13 years 11 months ago
Utilizing Formal Assertions for System Design of Network Processors
System level modeling with executable languages such as C/C++ has been crucial in the development of large electronic systems from general processors to application specific desig...
Xi Chen, Yan Luo, Harry Hsieh, Laxmi N. Bhuyan, Fe...