Sciweavers

809 search results - page 12 / 162
» Handling variations and uncertainties
Sort
View
DAC
2007
ACM
14 years 17 days ago
Effects of Coupling Capacitance and Inductance on Delay Uncertainty and Clock Skew
With the continuous increase of circuit density, interconnect length, and aspect ratio, the influence of capacitive and inductive coupling on timing characteristics of integrated ...
Abinash Roy, Noha H. Mahmoud, Masud H. Chowdhury
JAR
2007
77views more  JAR 2007»
13 years 8 months ago
Superposition-based Equality Handling for Analytic Tableaux
We present a variant of the basic ordered superposition rules to handle equality in an analytic free-variable tableau calculus. We prove completeness of this calculus by an adaptat...
Martin Giese
AUTOMATICA
2002
80views more  AUTOMATICA 2002»
13 years 8 months ago
Robust control of nonlinear systems with parametric uncertainty
Probabilistic robustness analysis and synthesis for nonlinear systems with uncertain parameters are presented. Monte Carlo simulation is used to estimate the likelihood of system ...
Qian Wang, Robert F. Stengel
DAGM
2006
Springer
14 years 9 days ago
Handling Camera Movement Constraints in Reinforcement Learning Based Active Object Recognition
In real world scenes, objects to be classified are usually not visible from every direction, since they are almost always positioned on some kind of opaque plane. When moving a cam...
Christian Derichs, Heinrich Niemann
DAC
2007
ACM
14 years 9 months ago
Fast Min-Cost Buffer Insertion under Process Variations
Process variation has become a critical problem in modern VLSI fabrication. In the presence of process variation, buffer insertion problem under performance constraints becomes mo...
Ruiming Chen, Hai Zhou