Sciweavers

809 search results - page 13 / 162
» Handling variations and uncertainties
Sort
View
ICCAD
2006
IEEE
134views Hardware» more  ICCAD 2006»
14 years 5 months ago
A delay fault model for at-speed fault simulation and test generation
We describe a transition fault model, which is easy to simulate under test sequences that are applied at-speed, and provides a target for the generation of at-speed test sequences...
Irith Pomeranz, Sudhakar M. Reddy
RTSS
2005
IEEE
14 years 2 months ago
Enhancing the Robustness of Distributed Real-Time Middleware via End-to-End Utilization Control
A key challenge for distributed real-time and embedded (DRE) middleware is maintaining both system reliability and desired real-time performance in unpredictable environments wher...
Xiaorui Wang, Chenyang Lu, Xenofon D. Koutsoukos
JSS
2007
99views more  JSS 2007»
13 years 8 months ago
FC-ORB: A robust distributed real-time embedded middleware with end-to-end utilization control
A key challenge for distributed real-time and embedded (DRE) middleware is maintaining both system reliability and desired real-time performance in unpredictable environments wher...
Xiaorui Wang, Yingming Chen, Chenyang Lu, Xenofon ...
EUSFLAT
2003
152views Fuzzy Logic» more  EUSFLAT 2003»
13 years 10 months ago
Bayesian networks for continuous values and uncertainty in the learning process
This paper proposes a method for Bayesian networks that handles uncertainty and discretization of continuous variables when learning the networks from a database of cases. The dat...
J. F. Baldwin, E. Di Tomaso
DATE
2003
IEEE
103views Hardware» more  DATE 2003»
14 years 1 months ago
Reduced Delay Uncertainty in High Performance Clock Distribution Networks
The design of clock distribution networks in synchronous digital systems presents enormous challenges. Controlling the clock signal delay in the presence of various noise sources,...
Dimitrios Velenis, Marios C. Papaefthymiou, Eby G....